UWB-MMIC Matrix Distributed Low Noise Amplifier

In this paper, a 3.1–11 GHz ultra-wideband low noise amplifier with low noise figure, high power gain S<sub>21</sub>, low reverse gain S<sub>12</sub>, and high linearity using the OMMIC ED02AH process, which employs a 0.18 μm Pseudomorphic High Electron Mobility Transistor is...

Full description

Bibliographic Details
Main Authors: Moustapha El Bakkali, Said Elkhaldi, Intissar Hamzi, Abdelhafid Marroun, Naima Amar Touhami
Format: Article
Language:English
Published: MDPI AG 2020-12-01
Series:Proceedings
Subjects:
Online Access:https://www.mdpi.com/2504-3900/63/1/52
id doaj-c524922546884546b0ff3b85cce54ae8
record_format Article
spelling doaj-c524922546884546b0ff3b85cce54ae82020-12-26T00:02:52ZengMDPI AGProceedings2504-39002020-12-0163525210.3390/proceedings2020063052UWB-MMIC Matrix Distributed Low Noise AmplifierMoustapha El Bakkali0Said Elkhaldi1Intissar Hamzi2Abdelhafid Marroun3Naima Amar Touhami4Faculty of Sciences, Abdelmalek Essaâdi University, BP.2121 M’Hannech II, Tetuan 93030, MoroccoFaculty of Sciences, Abdelmalek Essaâdi University, BP.2121 M’Hannech II, Tetuan 93030, MoroccoFaculty of Sciences, Abdelmalek Essaâdi University, BP.2121 M’Hannech II, Tetuan 93030, MoroccoFaculty of Sciences, Abdelmalek Essaâdi University, BP.2121 M’Hannech II, Tetuan 93030, MoroccoFaculty of Sciences, Abdelmalek Essaâdi University, BP.2121 M’Hannech II, Tetuan 93030, MoroccoIn this paper, a 3.1–11 GHz ultra-wideband low noise amplifier with low noise figure, high power gain S<sub>21</sub>, low reverse gain S<sub>12</sub>, and high linearity using the OMMIC ED02AH process, which employs a 0.18 μm Pseudomorphic High Electron Mobility Transistor is presented. This Low Noise Amplifier (LNA) was designed with the Advanced Design System simulator in distributed matrix architecture. For the low noise amplifier, four stages were used obtaining a good input/output matching. An average power gain S<sub>21</sub> of 11.6 dB with a gain ripple of ±0.6 dB and excellent noise figure of 3.55 to 4.25 dB is obtained in required band with a power dissipation of 48 mW under a supply voltage of 2 V. The input compression point 1 dB and third-order input intercept point are −1.5 and 23 dBm respectively. The core layout size is 1.8 × 1.2 mm<sup>2</sup>.https://www.mdpi.com/2504-3900/63/1/52Matrix Distributed LNAMMICGaAspHEMTNoise Figure
collection DOAJ
language English
format Article
sources DOAJ
author Moustapha El Bakkali
Said Elkhaldi
Intissar Hamzi
Abdelhafid Marroun
Naima Amar Touhami
spellingShingle Moustapha El Bakkali
Said Elkhaldi
Intissar Hamzi
Abdelhafid Marroun
Naima Amar Touhami
UWB-MMIC Matrix Distributed Low Noise Amplifier
Proceedings
Matrix Distributed LNA
MMIC
GaAs
pHEMT
Noise Figure
author_facet Moustapha El Bakkali
Said Elkhaldi
Intissar Hamzi
Abdelhafid Marroun
Naima Amar Touhami
author_sort Moustapha El Bakkali
title UWB-MMIC Matrix Distributed Low Noise Amplifier
title_short UWB-MMIC Matrix Distributed Low Noise Amplifier
title_full UWB-MMIC Matrix Distributed Low Noise Amplifier
title_fullStr UWB-MMIC Matrix Distributed Low Noise Amplifier
title_full_unstemmed UWB-MMIC Matrix Distributed Low Noise Amplifier
title_sort uwb-mmic matrix distributed low noise amplifier
publisher MDPI AG
series Proceedings
issn 2504-3900
publishDate 2020-12-01
description In this paper, a 3.1–11 GHz ultra-wideband low noise amplifier with low noise figure, high power gain S<sub>21</sub>, low reverse gain S<sub>12</sub>, and high linearity using the OMMIC ED02AH process, which employs a 0.18 μm Pseudomorphic High Electron Mobility Transistor is presented. This Low Noise Amplifier (LNA) was designed with the Advanced Design System simulator in distributed matrix architecture. For the low noise amplifier, four stages were used obtaining a good input/output matching. An average power gain S<sub>21</sub> of 11.6 dB with a gain ripple of ±0.6 dB and excellent noise figure of 3.55 to 4.25 dB is obtained in required band with a power dissipation of 48 mW under a supply voltage of 2 V. The input compression point 1 dB and third-order input intercept point are −1.5 and 23 dBm respectively. The core layout size is 1.8 × 1.2 mm<sup>2</sup>.
topic Matrix Distributed LNA
MMIC
GaAs
pHEMT
Noise Figure
url https://www.mdpi.com/2504-3900/63/1/52
work_keys_str_mv AT moustaphaelbakkali uwbmmicmatrixdistributedlownoiseamplifier
AT saidelkhaldi uwbmmicmatrixdistributedlownoiseamplifier
AT intissarhamzi uwbmmicmatrixdistributedlownoiseamplifier
AT abdelhafidmarroun uwbmmicmatrixdistributedlownoiseamplifier
AT naimaamartouhami uwbmmicmatrixdistributedlownoiseamplifier
_version_ 1724370783512297472