Design and Application of Counter's Interface IP Core Based on Avalon Bus
With the wide application of the NIOS II soft-core processor based on FPGA in the control field, the research of the interface IP (intellectual property) core between NIOS II's Avalon bus and peripheral is very valuable. It combines FPGA and realizes the function of encoder pulses' shaping...
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IFSA Publishing, S.L.
2013-11-01
|
| Series: | Sensors & Transducers |
| Subjects: | |
| Online Access: | http://www.sensorsportal.com/HTML/DIGEST/november_2013/PDF_vol_159/P_1557.pdf |
| Summary: | With the wide application of the NIOS II soft-core processor based on FPGA in the control field, the research of the interface IP (intellectual property) core between NIOS II's Avalon bus and peripheral is very valuable. It combines FPGA and realizes the function of encoder pulses' shaping, filtering, frequency multiplication, checking phase, counting and latching in this paper, then it makes use of Verilog language to finish the design of counting model and Avalon bus's interface IP core, finally it takes SOPC (programmable on-chip system) technology to customize the NIOS II soft-core processor. Practical application shows that the design is stable and reliable, it not only can effectively and accurately obtain the pulse signal, and also to simplify the circuit.
|
|---|---|
| ISSN: | 2306-8515 1726-5479 |