A Parametric Study of the Effects of Critical Design Parameters on the Performance of Nanoscale Silicon Devices
The current electronics industry has used the aggressive miniaturization of solid-state devices to meet future technological demands. The downscaling of characteristic device dimensions into the sub-10 nm regime causes them to fall below the electron–phonon scattering length, thereby resulting in a...
Main Authors: | Faraz Kaiser Malik, Tariq Talha, Faisal Ahmed |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-10-01
|
Series: | Nanomaterials |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-4991/10/10/1987 |
Similar Items
-
Effects of Asymmetric Local Joule Heating on Silicon Nanowire-Based Devices Formed by Dielectrophoresis Alignment Across Pt Electrodes
by: Hsiang-Hsi Ho, et al.
Published: (2018-01-01) -
NANOSCALE EFFECTS IN JUNCTIONLESS FIELD EFFECT TRANSISTORS
by: Muntahi, Abdussamad
Published: (2018) -
Experimental characterization at nanoscale of single crystal silicon fracture toughness
by: Pasquale Gallo, et al.
Published: (2018-12-01) -
Molecular Dynamics Simulation of Nanoscale Abrasive Wear of Polycrystalline Silicon
by: Pengzhe Zhu, et al.
Published: (2018-12-01) -
Experimental characterization at nanoscale of single crystal silicon fracture toughness
by: Pasquale Gallo, et al.
Published: (2019-01-01)