Low Power Testing—What Can Commercial Design-for-Test Tools Provide?
Minimizing power consumption during functional operation and during manufacturing tests has become one of the dominant requirements for the semiconductor designs in the past decade. From commercial design-for-test (DFT) tools’ point of view, this paper describes how DFT tools can help to achieve com...
Main Author: | Xijiang Lin |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2011-12-01
|
Series: | Journal of Low Power Electronics and Applications |
Subjects: | |
Online Access: | http://www.mdpi.com/2079-9268/1/3/357/ |
Similar Items
-
Low-Power Scan Correlation-Aware Scan Cluster Reordering for Wireless Sensor Networks
by: Sangjun Lee, et al.
Published: (2021-09-01) -
On low power test and DFT techniques for test set compaction
by: Remersaro, Santiago
Published: (2008) -
Low Cost Power and Supply Noise Estimation and Control in Scan Testing of VLSI Circuits
by: Jiang, Zhongwei
Published: (2012) -
On low power and circuit parameter independent tests, and a new method of test response compaction
by: Howard, Joseph Michael
Published: (2010) -
X-ray calibration of Dee voltage of radiofrequency cavity based on a low-power test
by: Liu Guang, et al.
Published: (2019-01-01)