Asymmetrical Training Scheme of Binary-Memristor-Crossbar-Based Neural Networks for Energy-Efficient Edge-Computing Nanoscale Systems
For realizing neural networks with binary memristor crossbars, memristors should be programmed by high-resistance state (HRS) and low-resistance state (LRS), according to the training algorithms like backpropagation. Unfortunately, it takes a very long time and consumes a large amount of power in tr...
Main Authors: | Khoa Van Pham, Son Bao Tran, Tien Van Nguyen, Kyeong-Sik Min |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2019-02-01
|
Series: | Micromachines |
Subjects: | |
Online Access: | https://www.mdpi.com/2072-666X/10/2/141 |
Similar Items
-
Memristor-CMOS Hybrid Neuron Circuit with Nonideal-Effect Correction Related to Parasitic Resistance for Binary-Memristor-Crossbar Neural Networks
by: Tien Van Nguyen, et al.
Published: (2021-07-01) -
Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training
by: Khoa Van Pham, et al.
Published: (2019-04-01) -
Single Crossbar Array of Memristors With Bipolar Inputs for Neuromorphic Image Recognition
by: Son Ngoc Truong
Published: (2020-01-01) -
badcrossbar: A Python tool for computing and plotting currents and voltages in passive crossbar arrays
by: Dovydas Joksas, et al.
Published: (2020-07-01) -
Compensating Circuit to Reduce the Impact of Wire Resistance in a Memristor Crossbar-Based Perceptron Neural Network
by: Son Ngoc Truong
Published: (2019-10-01)