Design and Implementation of Radar Cross-Section Models on a Virtex-6 FPGA

Design and Implementation of Radar Cross-Section Models on a Virtex-6 FPGA

The simulation of radar cross-section (RCS) models in FPGA is illustrated. The models adopted are the Swerling ones. Radar cross-section (RCS) which is also termed as echo area gives the amount of scattered power from a target towards the radar. This paper elucidates the simulation of RCS to repres...

Full description

Bibliographic Details
Main Author:	B. U. V. Prashanth
Format:	Article
Language:	English
Published:	Hindawi Limited 2014-01-01
Series:	Journal of Engineering
Online Access:	http://dx.doi.org/10.1155/2014/489765

Similar Items

Implementing a SATA disk controller on a Virtex5 FPGA
by: Tuncer, Berk
Published: (2012)

Implementation of Chirp-z Discrete Fourier Transform on Virtex II FPGA

Implementation of a Digital Radio Frequency Memory in a Xilinx Virtex-4 FPGA
by: Gustafsson, Kristian
Published: (2005)

Research on design and key technology of wideband radar intermediate frequency direct acquisition module based on Virtex-7 series FPGA
by: Jian Zhang, et al.
Published: (2019-07-01)

A BIST Architecture for Testing LUTs in a Virtex-4 FPGA
by: Gadde, Priyanka
Published: (2013)

A Standalone Wire Database for Routing and Tracing in Xilinx Virtex, Virtex-E, and Virtex-II FPGAs
by: Steiner, Neil Joseph
Published: (2014)

The Design and Implementation of IPv6 ReadyLogo based on Virtex-II PRO
by: Chiang Hsin Yi, et al.
Published: (2005)

Real Time Embedded Moving Objects Detector - Study and Implementation Within Virtex FPGA Technology
by: Messaoud Mostefai, et al.
Published: (2004-06-01)

Pipelined IEEE-754 Double Precision Floating Point Arithmetic Operators on Virtex FPGA’s
by: Pathanjali, Nandini
Published: (2002)

Implementation of OFDM modem for the physical layer of IEEE 802.11a standard based on Xilinx Virtex-II FPGA
by: Manavi, Farzad
Published: (2004)

Hardware bidirectional real time motion estimator on a Xilinx Virtex II Pro FPGA
by: Iqbal, Rashid
Published: (2006)

Exploration of Uninitialized Configuration Memory Space for Intrinsic Identification of Xilinx Virtex-5 FPGA Devices
by: Oliver Sander, et al.
Published: (2012-01-01)

Interfacing an external Ethernet MAC/PHY to a MicroBlaze system on a Virtex-II FPGA
by: Bernspång, Johan
Published: (2004)

Reconfiguration Techniques for Self-X Power and Performance Management on Xilinx Virtex-II/Virtex-II-Pro FPGAs
by: Christian Schuck, et al.
Published: (2011-01-01)

Design of an Open-Source Sata Core for Virtex-4 FPGAs
by: Gorman, Cory
Published: (2013)

SYNTHESIS OF VIRTUAL PIPELINES ON VIRTEX-BASED FPGAs
by: DASASATHYAN, SRINIVASAN
Published: (2001)

An FPGA Based Software/Hardware Codesign for Real Time Video Processing : A Video Interface Software and Contrast Enhancement Hardware Codesign Implementation using Xilinx Virtex II Pro FPGA
by: Wang, Jian
Published: (2006)

A Decimal Floating-Point Accurate Scalar Product Unit with a Parallel Fixed-Point Multiplier on a Virtex-5 FPGA
by: Malte Baesler, et al.
Published: (2010-01-01)

Hardware/Software Co-design and Implementation of MPEG-4 Simple Profile Encoder on Xilinx Virtex2 Platform
by: Chen-Yang Tsai, et al.
Published: (2006)

Design and Implementation of an FPGA Based Digital Phased Array Radar
by: Tang, Ying-Hsuan, et al.
Published: (2019)

Design and Implementation of Synthetic Aperture Radar Baseband Receiver with FPGA
by: Hsin-che Hsu, et al.
Published: (2013)

IMPLEMENTATION OF TRANSMITTER AND RECEIVER ARCHITECTURE FOR PHYSICAL HYBRID INDICATOR CHANNEL OF LTE-ADVANCED USING PARTIAL RECONFIGURATION IN ML605 VIRTEX-6 DEVICE
by: S. Syed Ameer Abbas, et al.
Published: (2014-09-01)

Design and Implementation of a FPGA and DSP Based MIMO Radar Imaging System
by: Wei Wang, et al.
Published: (2015-06-01)

Bridging of SCSI to SATA and Implementationof a SATA Controller using Virtex-5
by: Landström, Erik
Published: (2009)

Comparison of logarithmic and floating-point number systems implemented on Xilinx Virtex-II field-programmable gate arrays
by: Lee, Barry Roland
Published: (2004)

An FPGA-Implemented Six-port Receiver for Radar System
by: 王正宇
Published: (2017)

FPGA implementation of incremental clustering for radar pulse deinterleaving
Published: ()

An Interface for a Decentralized 2D Reconfiguration on Xilinx Virtex-FPGAs for Organic Computing
by: Christian Schuck, et al.
Published: (2009-01-01)

Direct data transfer between FPGAs Virtex-7 via PCI Express bus
by: Yu. A. Rumyantsev
Published: (2018-10-01)

The implementation of a dynamic radar cross section measuring technique.
by: Cunningham, Forrest Truesdell.
Published: (2012)

Subband channelized radar detection and bandwidth estimation for FPGA implementation
by: Burke, Bryan T.
Published: (2012)

Radar cross section of ship
by: SHEN, MIN-HONG, et al.
Published: (1993)

Estimating the Dynamic Sensitive Cross Section of an FPGA Design through Fault injection
by: Johnson, Darrel E.
Published: (2005)

An FPGA Based Implementation of a CFAR Processor Applied to a Pulse-Compression Radar System
by: S.Simić, et al.
Published: (2014-04-01)

Design and Implementation of a SATA Host Controller on a Spartan-6 FPGA
by: Gonzalez, Maya
Published: (2012)

Radio signal DOA estimation : Implementing radar signal direction estimation on an FPGA.
by: Patriksson, Alfred
Published: (2019)

Algorithms and FPGA implementation of adaptive LMS-based predictors for radar pulse identification
by: Ting, L. -K.
Published: (2002)

Implementation architecture of signal processing in pulse Doppler radar system based on FPGA
by: Ming Yang, et al.
Published: (2019-10-01)

Radar cross section modelling using genetic algorithms
by: Hughes, E J
Published: (2009)

FPGA Design and Implementation of a Rangefinder
by: ALBU Răzvan-Daniel, et al.
Published: (2017-10-01)

Cannot write session to /tmp/vufind_sessions/sess_qmf0se343tb0p21cc3tfg1hbeq