Secure Hash Algorithm-3(SHA-3) implementation on Xilinx FPGAs, Suitable for IoT Applications
Main Authors: | Muzaffar Rao, Thomas Newe, Ian Grout |
---|---|
Format: | Article |
Language: | English |
Published: |
Exeley Inc.
2014-12-01
|
Series: | International Journal on Smart Sensing and Intelligent Systems |
Subjects: | |
Online Access: | https://www.exeley.com/exeley/journals/in_jour_smart_sensing_and_intelligent_systems/7/5/pdf/10.21307_ijssis-2019-018.pdf |
Similar Items
-
HW/SW Architecture Exploration for an Efficient Implementation of the Secure Hash Algorithm SHA-256
by: Manel Kammoun, et al.
Published: (2021-06-01) -
FPGA Remote Laboratory Using IoT Approaches
by: Alexander Magyari, et al.
Published: (2021-09-01) -
A Hybrid-CPU-FPGA-based Solution to the Recovery of Sha256crypt-hashed Passwords
by: Zhendong Zhang, et al.
Published: (2020-08-01) -
Real-Time Secure/Unsecure Video Latency Measurement/Analysis with FPGA-Based Bump-in-the-Wire Security
by: Admir Kaknjo, et al.
Published: (2019-07-01) -
EMS: An Energy Management Scheme for Green IoT Environments
by: Omar Said, et al.
Published: (2020-01-01)