Analysis of TSV-Induced Mechanical Stress and Electrical Noise Coupling in Sub 5-nm Node Nanosheet FETs for Heterogeneous 3D-ICs
Through-silicon via (TSV)-induced mechanical stress and electrical noise coupling effects on sub 5-nm node nanosheet field-effect transistors (NSFETs) were investigated comprehensively compared to fin-shaped FETs (FinFETs) using TCAD for heterogeneous 3D-ICs. TSV-induced channel length directional s...
Main Authors: | Jinsu Jeong, Jun-Sik Yoon, Rock-Hyun Baek |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9333571/ |
Similar Items
-
Device Design Guideline of 5-nm-Node FinFETs and Nanosheet FETs for Analog/RF Applications
by: Jun-Sik Yoon, et al.
Published: (2020-01-01) -
Bottom Oxide Bulk FinFETs Without Punch-Through-Stopper for Extending Toward 5-nm Node
by: Jun-Sik Yoon, et al.
Published: (2019-01-01) -
Benchmarking of FinFET, Nanosheet, and Nanowire FET Architectures for Future Technology Nodes
by: Daniel Nagy, et al.
Published: (2020-01-01) -
Systematic DC/AC Performance Benchmarking of Sub-7-nm Node FinFETs and Nanosheet FETs
by: Jun-Sik Yoon, et al.
Published: (2018-01-01) -
Comprehensive Analysis of Source and Drain Recess Depth Variations on Silicon Nanosheet FETs for Sub 5-nm Node SoC Application
by: Jinsu Jeong, et al.
Published: (2020-01-01)