An Adaptive Body-Bias Generator for Low Voltage CMOS VLSI Circuits

An Adaptive Body-Bias Generator for Low Voltage CMOS VLSI Circuits

Bibliographic Details
Main Authors:	Ashok Srivastava, Chuang Zhang
Format:	Article
Language:	English
Published:	SAGE Publishing 2008-01-01
Series:	International Journal of Distributed Sensor Networks
Online Access:	http://dx.doi.org/10.1080/15501320802001259

Similar Items

Circuit Techniques Suitable for Low-Voltage CMOS VLSI
by: Stanley Bo-Ting Wang, et al.
Published: (2000)

Low Power and Low Voltage CMOS VLSI Cache Circuit Designs
by: Perng-Fei Lin, et al.
Published: (2001)

Direct Bootstrapped Circuit Techniques Suitable for Low-Voltage CMOS VLSI
by: pcchen, et al.
Published: (2002)

The Adiabatic Logic Circuit Technology Suitable for Low Voltage CMOS VLSI
by: HOU-FU CHEN, et al.
Published: (2004)

The Adiabatic Logic Circuit Technology Suitable for Low Voltage CMOS VLSI
by: HOU-FU CHEN, et al.
Published: (2004)

Low-Power CMOS Circuits Design Using the Clustered Voltage Scaling Scheme and the Adaptive Supply Voltage and Body Bias
by: Yan Chao Huang, et al.
Published: (2003)

Static and Dynamic Logic Circuit Techniques Suitable for Low-Voltage CMOS VLSI
by: Chih-Hong Lou, et al.
Published: (1999)

Energy Efficient Bootstrapped CMOS Large RC-Load Driver Circuit for Ultra Low-Voltage VLSI
by: Ching-Te Chuang, et al.
Published: (2012-12-01)

Back-Gate Forward Bias Scheme for Low Supply-Voltage CMOS Digital Circuit
by: Chuang-Hen Yang, et al.
Published: (1995)

Low voltage, low power CMOS analog circuit design techniques for mobile, portable VLSI applications /
by: Hung, Chung-Chih
Published: (1997)

CMOS VLSI circuits for imaging
by: Wang, Guoyu
Published: (1993)

THE DESIGN AND ANALYSIS OF NEW STATIC AND DYNAMIC BiCMOS LOGIC CIRCUITS FOR LOW-VOLTAGE VLSI APPLICATIONS
by: Tseng, Yuh-Kuang, et al.
Published: (1998)

Low-power digital CMOS VLSI circuits and design methodologies
by: Khellah, Muhammad M.
Published: (2006)

Low-power digital CMOS VLSI circuits and design methodologies
by: Khellah, Muhammad M.
Published: (2006)

Power estimation for CMOS VLSI circuits
by: Ruey Wen Tsay, et al.
Published: (1993)

Supply current estimation in CMOS VLSI circuits
by: Rouatbi, Fredj
Published: (1992)

A Circuit Design for Low-Voltage VLSI Fe-RAM
by: Hung-Kuo Sui, et al.
Published: (1999)

Compensating process and temperature variation in 32nm CMOS circuits with adaptive body bias
by: Tariq, Usman, 1982-
Published: (2010)

= The impact of back-gate bias control on low voltage, low power CMOS analog/digital integrated circuits
by: 何繼勛
Published: (1996)

High-Voltage Circuit Design in Low-Voltage CMOS Processes
by: Shih-Lun Chen, et al.
Published: (2006)

Voltage and Timing Adaptation for Variation and Aging Tolerance in Nanometer VLSI Circuits
by: Shim, Kyu-Nam 1978-
Published: (2013)

Study and Implemention of CMOS VCO of additional Body-biased Voltage
by: Cheng-Duan Chen, et al.
Published: (2007)

Design of analog VLSI circuits in BICMOS/CMOS technology /
by: Zarabadi, Seyed Ramezan
Published: (1992)

The BiCMOS dynamic digital circuits for VLSI systems
by: LIAO, HONG-REN, et al.
Published: (1992)

PtSi properties and applications on CMOS VLSI circuits
by: CUI, BING-YUE, et al.
Published: (1987)

Low Voltage CMOS Charge Pumping Circuits and their Applications
by: Kuen-Long Chang, et al.
Published: (1995)

CMOS low-power threshold voltage monitors circuits and applications
by: Caicedo, Jhon Alexander Gomez
Published: (2016)

CMOS low-power threshold voltage monitors circuits and applications
by: Caicedo, Jhon Alexander Gomez
Published: (2016)

CMOS low-power threshold voltage monitors circuits and applications
by: Caicedo, Jhon Alexander Gomez
Published: (2016)

CMOS circuit design for low reference voltage using bandgap
by: 黃全興
Published: (2003)

DESIGN AND RELIABILITY OF ANALOG CIRCUITS IN LOW-VOLTAGE CMOS PROCESSES
by: Jung-Sheng Chen, et al.
Published: (2007)

A universal approach to the design of low voltage constant-gm analog VLSI circuits /
by: Hwang, Changku
Published: (1996)

Testability and redundancy techniques for improved yield and reliability of CMOS VLSI circuits
by: Bensouiah, Djamel Abderrahmane
Published: (1992)

A Fast and Accurate Power Estimation Method for CMOS VLSI Circuits
by: Lin, Jiing-Yuan, et al.
Published: (1998)

The Behavior of Bilateral Latch-Up Triggering in VLSI CMOS Protection Circuits
by: Heng-Sheng Huang, et al.
Published: (1993)

Automatic Structure Generation and Parameter Optimization for CMOS Voltage Reference Circuit
by: Jintao Li, et al.
Published: (2020-01-01)

Design of Low-Voltage CMOS Voltage Reference Circuits Based on Sub-threshold Characteristics
by: Dern-kan Chang, et al.
Published: (2007)

Design of a Low-Power VLSI Cell Library Exploiting Different Types of CMOS Logic Circuits
by: Huang, Po-Shin, et al.
Published: (1998)

Study of Ultra Low Power Design and Power Reduction Techniques for VLSI Circuits at Ultra Low Voltages
by: Varanasi, Phani Kameswara Abhishikth
Published: (2015)

The Investigation of Low Voltage High Speed CMOS Circuit on SOI Substrate
by: 蔡政村
Published: (2004)

Cannot write session to /tmp/vufind_sessions/sess_o731mktntnqkrj6rvhh4cfv90d