An Adaptive Body-Bias Generator for Low Voltage CMOS VLSI Circuits

Similar Items

• Circuit Techniques Suitable for Low-Voltage CMOS VLSI
  by: Stanley Bo-Ting Wang, et al.
  Published: (2000)
• Low Power and Low Voltage CMOS VLSI Cache Circuit Designs
  by: Perng-Fei Lin, et al.
  Published: (2001)
• Direct Bootstrapped Circuit Techniques Suitable for Low-Voltage CMOS VLSI
  by: pcchen, et al.
  Published: (2002)
• The Adiabatic Logic Circuit Technology Suitable for Low Voltage CMOS VLSI
  by: HOU-FU CHEN, et al.
  Published: (2004)
• The Adiabatic Logic Circuit Technology Suitable for Low Voltage CMOS VLSI
  by: HOU-FU CHEN, et al.
  Published: (2004)