An Optimized Frame-Driven Routing Algorithm for Reconfigurable SRAM-Based FPGAs
Reconfigurable SRAM-based Field Programmable Gate Arrays (FPGAs) are everyday more attractive due to their high integration, performance, flexibility, and upgradability. Run-time reconfiguration improves the reconfigurable computing paradigm allowing to rewrite just a portion of the FPGA configurati...
Main Authors: | Ludovica Bozzoli, Luca Sterpone |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2020-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9025243/ |
Similar Items
-
Towards Dynamic and Partial Reconfigurable Hardware Architectures for Cryptographic Algorithms on Embedded Devices
by: Arkan Alkamil, et al.
Published: (2020-01-01) -
Automatic Instantiation and Timing-Aware Placement of Bus Macros for Partially Reconfigurable FPGA Designs
by: Subbarayan, Guruprasad
Published: (2014) -
Chiffrement authentifié sur FPGAs de la partie reconfigurable à la partie static
by: Moussa Ali Abdellatif, Karim
Published: (2014) -
Accelerating Incremental Floorplanning of Partially Reconfigurable Designs to Improve FPGA Productivity
by: Chandrasekharan, Athira
Published: (2014) -
Timing-Aware Automatic Floorplanning of Partially Reconfigurable Designs for Accelerating FPGA Productivity
by: Raja Gopalan, Sureshwar
Published: (2014)