DyCache: Dynamic Multi-Grain Cache Management for Irregular Memory Accesses on GPU
GPU utilizes the wide cache-line (128B) on-chip cache to provide high bandwidth and efficient memory accesses for applications with regularly-organized data structures. However, emerging applications exhibit a lot of irregular control flows and memory access patterns. Irregular memory accesses gener...
Main Authors: | Hui Guo, Libo Huang, Yashuai Lu, Sheng Ma, Zhiying Wang |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2018-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8322224/ |
Similar Items
-
Addressing software-managed cache development effort in GPGPUs
by: Lashgar, Ahmad
Published: (2017) -
Processor memory traffic characteristics for on-chip cache
by: Ho, Yui Luen, et al.
Published: (2013) -
Improving cache utilisation
by: Srinivasan, James Richard
Published: (2011) -
Competitive cache replacement strategies for a shared cache
by: Katti, Anil Kumar
Published: (2011) -
Emulating Variable Block Size Caches
by: Muthulaxmi, S
Published: (2013)