DIFFERENT ROLES AND DESIGNS OF HETERO-GATE DIELECTRIC IN SINGLE- AND DOUBLE-GATE TUNNEL FIELD-EFFECT TRANSISTORS

DIFFERENT ROLES AND DESIGNS OF HETERO-GATE DIELECTRIC IN SINGLE- AND DOUBLE-GATE TUNNEL FIELD-EFFECT TRANSISTORS

Hetero-gate dielectric (HGD) engineering not only suppresses the ambipolar current but also enhances the on-current of tunnel field-effect transistors (TFETs). Based on two-dimensional device simulations, we examined the roles and designs of hetero-gate dielectric structure in single- and double-gat...

Full description

Bibliographic Details
Main Authors:	Nguyễn Đăng Chiến, Lưu Thế Vinh, Huỳnh Thị Hồng Thắm, Chun Hsing Shih
Format:	Article
Language:	English
Published:	Dalat University 2020-09-01
Series:	Tạp chí Khoa học Đại học Đà Lạt
Subjects:	band-to-band tunneling double-gate transistor hetero-gate dielectric high-k gate-insulator tunnel fet.
Online Access:	http://tckh.dlu.edu.vn/index.php/tckhdhdl/article/view/745

Similar Items

Design Guidelines for Gate-Normal Hetero-Gate-Dielectric (GHG) Tunnel Field-Effect Transistors (TFETs)
by: Jang Woo Lee, et al.
Published: (2020-01-01)

Sub-Threshold Slope Modeling & Gate Alignment Issues In Tunnel Field Effect Transistor
by: Ramesha, A
Published: (2010)

A Novel Gate-Normal Tunneling Field-Effect Transistor With Dual-Metal Gate
by: Stefan Glass, et al.
Published: (2018-01-01)

The Dual Effects of Gate Dielectric Constant in Tunnel FETs
by: Hao Wang, et al.
Published: (2016-01-01)

GATE ENGINEERING OF DOUBLE GATE In0.53Ga0.47As TUNNEL FET
by: Praveen C.S, et al.
Published: (2015-10-01)

TCAD Simulation of the Doping-Less TFET with Ge/SiGe/Si Hetero-Junction and Hetero-Gate Dielectric for the Enhancement of Device Performance
by: Tao Han, et al.
Published: (2020-03-01)

Optimization of Line-Tunneling Type L-Shaped Tunnel Field-Effect-Transistor for Steep Subthreshold Slope
by: Faraz Najam, et al.
Published: (2018-10-01)

Improving the Gate-Induced Drain Leakage and On-State Current of Fin-Like Thin Film Transistors with a Wide Drain
by: Hsin-Hui Hu, et al.
Published: (2018-08-01)

Strained Silicon Single Nanowire Gate-All-Around TFETs with Optimized Tunneling Junctions
by: Keyvan Narimani, et al.
Published: (2018-04-01)

Analog/RF Performance of T-Shape Gate Dual-Source Tunnel Field-Effect Transistor
by: Shupeng Chen, et al.
Published: (2018-10-01)

Improvement in Self-Heating Characteristic by Incorporating Hetero-Gate-Dielectric in Gate-All-Around MOSFETs
by: Young Suh Song, et al.
Published: (2021-01-01)

Realizing XOR and XNOR Functions Using Tunnel Field-Effect Transistors
by: Shelly Garg, et al.
Published: (2020-01-01)

In-Built N<sup>+</sup> Pocket Electrically Doped Tunnel FET With Improved DC and Analog/RF Performance
by: Jun Li, et al.
Published: (2020-10-01)

Simulation and Performance Analysis of Dielectric Modulated Dual Source Trench Gate TFET Biosensor
by: Chen Chong, et al.
Published: (2021-02-01)

Gate Field Plate Structure for Subthreshold Swing Improvement of Si Line-Tunneling FETs
by: Xiangzhan Wang, et al.
Published: (2019-01-01)

A Novel Germanium-Around-Source Gate-All-Around Tunnelling Field-Effect Transistor for Low-Power Applications
by: Ke Han, et al.
Published: (2020-02-01)

Steep Switching Characteristics of L-Shaped Tunnel FET With Doping Engineering
by: Hyun Woo Kim, et al.
Published: (2021-01-01)

Controlling L-BTBT in Emerging Nanotube FETs Using Dual-Material Gate
by: Aakash Kumar Jain, et al.
Published: (2018-01-01)

Self-Aligned Top-Gate Metal-Oxide Thin-Film Transistors Using a Solution-Processed Polymer Gate Dielectric
by: Seungbeom Choi, et al.
Published: (2020-11-01)

Comprehensive Analysis of Gate-Induced Drain Leakage in Emerging FET Architectures: Nanotube FETs Versus Nanowire FETs
by: Shubham Sahay, et al.
Published: (2017-01-01)

Band-Offset Engineering for GeSn-SiGeSn Hetero Tunnel FETs and the Role of Strain
by: Saurabh Sant, et al.
Published: (2015-01-01)

Studies on field effect transistors with conjugated polymer and high permittivity gate dielectrics using pulsed plasma polymerization
by: Xu, Yifan
Published: (2005)

Study on Single Event Effect Simulation in T-Shaped Gate Tunneling Field-Effect Transistors
by: Chen Chong, et al.
Published: (2021-05-01)

Implementation of Boolean Functions Using Tunnel Field-Effect Transistors
by: S. Garg, et al.
Published: (2020-01-01)

Fabrication and Characterization of Stacked Poly-Si Nanosheet With Gate-All-Around and Multi-Gate Junctionless Field Effect Transistors
by: Meng-Ju Tsai, et al.
Published: (2019-01-01)

Investigation on the Hump Behavior of Gate-Normal Nanowire Tunnel Field-Effect Transistors (NWTFETs)
by: Min Woo Kang, et al.
Published: (2020-12-01)

Simulation Study of the Double-Gate Tunnel Field-Effect Transistor with Step Channel Thickness
by: Maolin Zhang, et al.
Published: (2020-06-01)

Electrical Characteristics and Stability Improvement of Top-Gate In-Ga-Zn-O Thin-Film Transistors with Al<sub>2</sub>O<sub>3</sub>/TEOS Oxide Gate Dielectrics
by: Yih-Shing Lee, et al.
Published: (2020-11-01)

Low-Voltage Programmable Gate-All-Around (GAA) Nanosheet TFT Nonvolatile Memory Using Band-to-Band Tunneling Induced Hot Electron (BBHE) Method
by: Lun-Chun Chen, et al.
Published: (2019-01-01)

DESIGN, SIMULATION AND ANALYSIS OF THE SWITCHING AND RF PERFORMANCE OF MULTI-GATE SILICON-ON-INSULATOR MOSFET DEVICE STRUCTURES
by: BREED, ANIKET A.
Published: (2005)

First-principles Simulations of Tunneling FETs Based on van der Waals MoTe2/SnS2 Heterojunctions with Gate-to-drain Overlap Design
by: Kun Luo, et al.
Published: (2020-12-01)

2-D Design of Double Gate Schottky Tunnel MOSFET for High-Performance Use in Analog/RF Applications
by: Shazia Rashid, et al.
Published: (2021-01-01)

Low-Power Vertical Tunnel Field-Effect Transistor Ternary Inverter
by: Hyun Woo Kim, et al.
Published: (2021-01-01)

High On-Current Ge-Channel Heterojunction Tunnel Field-Effect Transistor Using Direct Band-to-Band Tunneling
by: Garam Kim, et al.
Published: (2019-01-01)

Investigation on Ambipolar Current Suppression Using a Stacked Gate in an L-shaped Tunnel Field-Effect Transistor
by: Junsu Yu, et al.
Published: (2019-11-01)

Analysis on Tunnel Field-Effect Transistor with Asymmetric Spacer
by: Hyun Woo Kim, et al.
Published: (2020-04-01)

Novel 10-nm Gate Length MoS<sub>2</sub> Transistor Fabricated on Si Fin Substrate
by: Yu Pan, et al.
Published: (2019-01-01)

Development of 8-inch Key Processes for Insulated-Gate Bipolar Transistor
by: Guoyou Liu, et al.
Published: (2015-09-01)

Parasitic Capacitance Analysis of Three-Independent-Gate Field-Effect Transistors
by: Patsy Cadareanu, et al.
Published: (2021-01-01)

A Smart Floating Gate Transistor with Two Control Gates for Active Noise Control
by: Cheng Mao, et al.
Published: (2019-10-01)