A novel high-performance time-balanced wide fan-in CMOS circuit
There is no doubt that static complementary CMOS logic is one of the most dominant logic-circuit families available. However, CMOS circuits with wide fan-in suffer from a relatively poor performance that is apparent in increased area, large time delay, and large power consumption. This is typically...
Main Author: | Sherif M. Sharroush |
---|---|
Format: | Article |
Language: | English |
Published: |
Elsevier
2016-09-01
|
Series: | Alexandria Engineering Journal |
Subjects: | |
Online Access: | http://www.sciencedirect.com/science/article/pii/S111001681630151X |
Similar Items
-
A Review on Energy Efficient CMOS Digital Logic
by: B. L. Dokic
Published: (2013-12-01) -
5GHz CMOS All-Pass Filter-Based True Time Delay Cell
by: Seyed Rasoul Aghazadeh, et al.
Published: (2018-12-01) -
Low-Power Adder Design for Nano-Scale CMOS
by: S. R. Talebiyan, et al.
Published: (2009-09-01) -
Design of an Edge-Detection CMOS Image Sensor with Built-in Mask Circuits
by: Minhyun Jin, et al.
Published: (2020-06-01) -
PERFORMANCE ANALYSIS OF POWER GATING TECHNIQUES IN 4-BIT SISO SHIFT REGISTER CIRCUITS
by: K. NEHRU, et al.
Published: (2017-12-01)