Approximate CPU Design for IoT End-Devices with Learning Capabilities

With the rise of Internet of Things (IoT), low-cost resource-constrained devices have to be more capable than traditional embedded systems, which operate on stringent power budgets. In order to add new capabilities such as learning, the power consumption planning has to be revised. Approximate compu...

Full description

Bibliographic Details
Main Authors: İbrahim Taştan, Mahmut Karaca, Arda Yurdakul
Format: Article
Language:English
Published: MDPI AG 2020-01-01
Series:Electronics
Subjects:
Online Access:https://www.mdpi.com/2079-9292/9/1/125
id doaj-94c5b5cd18a1475ea861e5db44e41490
record_format Article
spelling doaj-94c5b5cd18a1475ea861e5db44e414902020-11-25T03:35:39ZengMDPI AGElectronics2079-92922020-01-019112510.3390/electronics9010125electronics9010125Approximate CPU Design for IoT End-Devices with Learning Capabilitiesİbrahim Taştan0Mahmut Karaca1Arda Yurdakul2TÜBİTAK, Informatics and Information Security Research Center, Kocaeli 41470, TurkeyDepartment of Computer Engineering, Boğaziçi University, İstanbul 34342, TurkeyDepartment of Computer Engineering, Boğaziçi University, İstanbul 34342, TurkeyWith the rise of Internet of Things (IoT), low-cost resource-constrained devices have to be more capable than traditional embedded systems, which operate on stringent power budgets. In order to add new capabilities such as learning, the power consumption planning has to be revised. Approximate computing is a promising paradigm for reducing power consumption at the expense of inaccuracy introduced to the computations. In this paper, we set forth approximate computing features of a processor that will exist in the next generation low-cost resource-constrained learning IoT devices. Based on these features, we design an approximate IoT processor which benefits from RISC-V ISA. Targeting machine learning applications such as classification and clustering, we have demonstrated that our processor reinforced with approximate operations can save power up to 23% for ASIC implementation while at least 90% top-1 accuracy is achieved on the trained models and test data set.https://www.mdpi.com/2079-9292/9/1/125approximate computingrisc-vmachine learningdynamic sizingon-chip training
collection DOAJ
language English
format Article
sources DOAJ
author İbrahim Taştan
Mahmut Karaca
Arda Yurdakul
spellingShingle İbrahim Taştan
Mahmut Karaca
Arda Yurdakul
Approximate CPU Design for IoT End-Devices with Learning Capabilities
Electronics
approximate computing
risc-v
machine learning
dynamic sizing
on-chip training
author_facet İbrahim Taştan
Mahmut Karaca
Arda Yurdakul
author_sort İbrahim Taştan
title Approximate CPU Design for IoT End-Devices with Learning Capabilities
title_short Approximate CPU Design for IoT End-Devices with Learning Capabilities
title_full Approximate CPU Design for IoT End-Devices with Learning Capabilities
title_fullStr Approximate CPU Design for IoT End-Devices with Learning Capabilities
title_full_unstemmed Approximate CPU Design for IoT End-Devices with Learning Capabilities
title_sort approximate cpu design for iot end-devices with learning capabilities
publisher MDPI AG
series Electronics
issn 2079-9292
publishDate 2020-01-01
description With the rise of Internet of Things (IoT), low-cost resource-constrained devices have to be more capable than traditional embedded systems, which operate on stringent power budgets. In order to add new capabilities such as learning, the power consumption planning has to be revised. Approximate computing is a promising paradigm for reducing power consumption at the expense of inaccuracy introduced to the computations. In this paper, we set forth approximate computing features of a processor that will exist in the next generation low-cost resource-constrained learning IoT devices. Based on these features, we design an approximate IoT processor which benefits from RISC-V ISA. Targeting machine learning applications such as classification and clustering, we have demonstrated that our processor reinforced with approximate operations can save power up to 23% for ASIC implementation while at least 90% top-1 accuracy is achieved on the trained models and test data set.
topic approximate computing
risc-v
machine learning
dynamic sizing
on-chip training
url https://www.mdpi.com/2079-9292/9/1/125
work_keys_str_mv AT ibrahimtastan approximatecpudesignforiotenddeviceswithlearningcapabilities
AT mahmutkaraca approximatecpudesignforiotenddeviceswithlearningcapabilities
AT ardayurdakul approximatecpudesignforiotenddeviceswithlearningcapabilities
_version_ 1724553228819890176