Implementasi Rangkaian CRC (Cyclic Redundancy Check) Generator pada FPGA (Field Programmable Gate Array)
Data integrity in high speed data transmission process is a major requerment that can not be ignored. High speed data transmission is prone to data errors. CRC (Cyclic Redundancy Check) is a mechanism that is often used as a detector errors in data transmission and storage process. When CRC is imple...
Main Authors: | Nia Gella Augoestien, Ryan Aditya |
---|---|
Format: | Article |
Language: | Indonesian |
Published: |
Universitas Gadjah Mada
2019-04-01
|
Series: | IJEIS (Indonesian Journal of Electronics and Instrumentation Systems) |
Subjects: | |
Online Access: | https://jurnal.ugm.ac.id/ijeis/article/view/43906 |
Similar Items
-
Design of a RF Switch Used in Redundant Atomic Clock Configurations
by: Yuqing Hou, et al.
Published: (2019-05-01) -
Purwarupa Perangkat Keras untuk Eksekusi Algoritma AES Berbasis FPGA
by: Nia Gella Augoestien, et al.
Published: (2015-10-01) -
Implementasi Encoder dan Decoder Cyclic Redundancy Check Pada TMS320C6416T
by: Grace Natalia, et al.
Published: (2014-03-01) -
Design and implementation of parallel CRC algorithm for fibre channel on FPGA
by: Wu Chuxiong, et al.
Published: (2019-10-01) -
The design and debug of timing-clock for JESD204B Subclass1 mode
by: Lv Zhipeng, et al.
Published: (2018-04-01)