Design and implement of a 1 GHz to 6 GHz phase interpolator with wideband and high-linearity
In order to enhance the performances of clock and data recovery circuit(CDR) in the high speed multichannel serial transceiver system, a novel phase interpolator(PI) circuit used in CDR has been proposed in the paper. It adopts four groups of differential signal and DAC to act on common load resista...
Main Authors: | Liu Ying, Tian Ze, Lv Junsheng, Shao Gang, Hu Shufan, Li Jia |
---|---|
Format: | Article |
Language: | zho |
Published: |
National Computer System Engineering Research Institute of China
2020-04-01
|
Series: | Dianzi Jishu Yingyong |
Subjects: | |
Online Access: | http://www.chinaaet.com/article/3000117619 |
Similar Items
-
More Discussions on Intrinsic Frequency Detection Capability of Full-Rate Linear Phase Detector in Clock and Data Recovery
by: Sangjin Byun
Published: (2018-06-01) -
A 6.5-to-11 GHz LCVCO with wide-frequency-range and low-phase-noise
by: Liu Ying, et al.
Published: (2020-03-01) -
Tree-Structured Linear-Phase Nyquist FIR Filter Interpolators and Decimators
by: Lahti, Jimmie
Published: (2012) -
FPGA Implementation of Flexible Interpolators and Decimators
by: VenkataVikram, Dabbugottu
Published: (2013) -
20-GSample/s (10 GHz <formula formulatype="inline"><tex Notation="TeX">$\times$</tex></formula> 2 Clocks) Burst-Mode CDR Based on Injection Locking and Space Sampling for Multiaccess Networks
by: Bhavin J. Shastri, et al.
Published: (2012-01-01)