A Novel Hardware Systolic Architecture of a Self-Organizing Map Neural Network
In this article, we propose to design a new modular architecture for a self-organizing map (SOM) neural network. The proposed approach, called systolic-SOM (SSOM), is based on the use of a generic model inspired by a systolic movement. This model is formed by two levels of nested parallelism of neur...
Main Authors: | Khaled Ben Khalifa, Ahmed Ghazi Blaiech, Mohamed Hédi Bedoui |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2019-01-01
|
Series: | Computational Intelligence and Neuroscience |
Online Access: | http://dx.doi.org/10.1155/2019/8212867 |
Similar Items
-
A Novel Systolic Parallel Hardware Architecture for the FPGA Acceleration of Feedforward Neural Networks
by: Leandro D. Medus, et al.
Published: (2019-01-01) -
Hardware Consolidation Of Systolic Algorithms On A Coarse Grained Runtime Reconfigurable Architecture
by: Biswas, Prasenjit
Published: (2013) -
Systolic array mapping of sequential algorithm for VLSI architecture
by: MA, YI-ZHENG, et al.
Published: (1986) -
HARDWARE IMPLEMENTATIONS FOR SYSTOLIC COMPUTATION OF THE JACOBI SYMBOL
by: VEDANTAM, KIRAN K.
Published: (2006) -
An instruction systolic array architecture for multiple neural network types
by: Kane, Andrew
Published: (1998)