Entropy-Driven Adaptive Filtering for High-Accuracy and Resource-Efficient FPGA-Based Neural Network Systems
Binarized neural networks are well suited for FPGA accelerators since their fine-grained architecture allows the creation of custom operators to support low-precision arithmetic operations, and the reduction in memory requirements means that all the network parameters can be stored in internal memor...
Main Authors: | Elim Yi Lam Kwan, Jose Nunez-Yanez |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-10-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/9/11/1765 |
Similar Items
-
FIR Filter Implementation for High-Performance Application in a High-End FPGA
by: S. Pijetlović, et al.
Published: (2019-07-01) -
Implementation of digital filters in FPGA structures
by: Mózes Ferenc-Emil, et al.
Published: (2011-12-01) -
Design and implementation of FPGA-based deep learning object detection system
by: Chen Chen, et al.
Published: (2019-08-01) -
Design A Real Time Fast Fuzzy Filter Using Fpga
by: Khamis A. Zidan, et al.
Published: (2010-03-01) -
Lifting Based Object Detection Networks of Remote Sensing Imagery for FPGA Accelerator
by: Yujin Zheng, et al.
Published: (2020-01-01)