Power Estimation of Pipeline FFT Processors

Power Estimation of Pipeline FFT Processors

Pipeline FFT processors are used in mobile communication systems and in particular in OFDM-based systems. This paper presents a method for power analysis of pipeline FFT processors. This method applies to various architectures with different radices. It also presents a method for mapping utilization...

Full description

Bibliographic Details
Main Authors:	S. Reza TALEBIYAN, Saied HOSSEINI-KHAYAT
Format:	Article
Language:	English
Published:	Universitatea Dunarea de Jos 2009-07-01
Series:	Analele Universităţii "Dunărea de Jos" Galaţi: Fascicula III, Electrotehnică, Electronică, Automatică, Informatică
Subjects:	Pipeline FFT processor power analysis utilization rate clock-gating
Online Access:	http://www.ann.ugal.ro/eeai/archives/2009/Lucrare-06-TALEBIYAN.pdf

Similar Items

Design and Implementation of an Asynchronous Pipelined FFT Processor
by: Claesson, Jonas
Published: (2003)

Low power pipelined FFT processor architecture on FPGA
by: Halim, I.S.A, et al.
Published: (2019)

Single channel pipelined variable-length FFT processor design
by: Jiale Wang, et al.
Published: (2019-10-01)

An ultra-low-power processor pipeline-structure
by: Deng Tianchuan, et al.
Published: (2019-06-01)

An Analog/Mixed Signal FFT Processor for Ultra-Wideband OFDM Wireless Transceivers
by: Lehne, Mark
Published: (2014)

Distributed-Memory-Based FFT Architecture and FPGA Implementations
by: J. Greg Nash
Published: (2018-07-01)

Signal-to-noise ratio study on pipelined fast fourier transform processor
by: Hassan, S.L.M, et al.
Published: (2018)

ASIC Implementation of A High Throughput, Low Latency, Memory Optimized FFT Processor
by: Kala, S
Published: (2016)

HIGH-SPEED CO-PROCESSORS BASED ON REDUNDANT NUMBER SYSTEMS
Published: (2015)

Dynamic partial reconfiguration scheme for fault-tolerant FFT processor based on FPGA
by: Xin Wei, et al.
Published: (2019-10-01)

FPGA DESIGN OF A HARDWARE EFFICIENT PIPELINED FFT PROCESSOR
by: Bone, Ryan T.
Published: (2008)

FUZZY INFERENCE BASED LEAK ESTIMATION IN WATER PIPELINES SYSTEM
by: N. Lavanya, et al.
Published: (2015-01-01)

Area-Efficient Pipelined FFT Processor for Zero-Padded Signals
by: Yongchul Jung, et al.
Published: (2019-11-01)

A novel reduced instruction set computer-communication processor design using field programmable gate array
by: Prathap, J.A, et al.
Published: (2023)

Improving processor utilization in multiple context processor architectures
by: Killeen, Timothy F.
Published: (1997)

An Ultra-Low-Power Embedded Processor with Variable Micro-Architecture
by: Wenheng Ma, et al.
Published: (2021-03-01)

An FPGA-Based Four-Channel 128k-Point FFT Processor Suitable for Spaceborne SAR
by: Yongrui Li, et al.
Published: (2021-03-01)

Novel design of multiplier-less FFT processors
by: Shepherd, Simon J., et al.
Published: (2009)

Design and Evaluation of a Single Instruction Processor
by: Mu, Rongzeng
Published: (2003)

A Pipelined FFT Processor Using an Optimal Hybrid Rotation Scheme for Complex Multiplication: Design, FPGA Implementation and Analysis
by: Hung Ngoc Nguyen, et al.
Published: (2018-08-01)

Implementation of an FFT algorithm using a soft processor core
by: Gallay, Lucie
Published: (2002)

Glance on Parallelization of FFT Algorithms
by: Farhan Mhnd
Published: (2019-03-01)

Improved implementation of a 1K FFT with low power consumption
by: Näslund, Petter, et al.
Published: (2005)

Parallel Computation of the Interleaved Fast Fourier Transform with MPI
by: Mirza, Ameen Baig
Published: (2008)

FFT Hardware Architectures with Reduced Twiddle Factor Sets
by: Andersson, Rikard
Published: (2013)

FPGA-based fault injection design for 16K-point FFT processor
by: Chuang-An Mao, et al.
Published: (2019-10-01)

Accurate Frequency Estimator of Sinusoid Based on Interpolation of FFT and DTFT
by: Lei Fan, et al.
Published: (2020-01-01)

Coordinated power management in heterogeneous processors
by: Paul, Indrani
Published: (2015)

A Soft-core processor architecture optimised for radar signal processing applications
by: Broich, René
Published: (2014)

Development of an integrated co-processor based power electronic drive / by Robert D. Hudson
by: Hudson, Robert Dearn
Published: (2010)

Development of an integrated co-processor based power electronic drive / by Robert D. Hudson
by: Hudson, Robert Dearn
Published: (2010)

VLSI Design of a Variable-Length FFT/IFFT Processor for OFDM-Based Communication Systems
by: Jen-Chih Kuo, et al.
Published: (2003-12-01)

Effective utilization of processors in computer cluster when solving problems of various parallelizable scales
by: Tomas Petkus, et al.
Published: (2016-12-01)

ALGORITHM OF RATIONAL PROCESSOR ARCHITECTURE
by: N. A. Zykov, et al.
Published: (2015-01-01)

Software optimization for power consumption in DSP embedded systems
by: Temple, Andrew Richard
Published: (2013)

Low power multicarrier-code division multiple access receiver on field programmable gate array
by: Hassan, S.L.M, et al.
Published: (2019)

Tolerating memory latency through lightweight multithreading
by: Gale, Andrew
Published: (2002)

EQueue: Elastic Lock-Free FIFO Queue for Core-to-Core Communication on Multi-Core Processors
by: Junchang Wang, et al.
Published: (2020-01-01)

Implementation of Clock Gating for Power Optimizing in Synchronous Design
by: Hussein Shakor Mogheer, et al.
Published: (2018-09-01)

Calculation of the BEM Integrals on a Variable Grid With the FFT
by: Justus Benad
Published: (2020-05-01)

Cannot write session to /tmp/vufind_sessions/sess_e4a67fp4a5h2apvtc41nvpbkr0