Hybrid Design, Modelling, and Simulation of a 4-Bit Binary Multiplier using Vivado, Simulink, and Kintex-7 FPGA
The design of binary multipliers is a critical aspect of any reliable hardware in computing and computer engineering. In this paper, the design of a 4 bit binary multiplier has been undertaken, starting with a review of the importance of binary multipliers and wide areas of application. The paper th...
Main Authors: | P. Y. Dibal, C. U. Ngene |
---|---|
Format: | Article |
Language: | English |
Published: |
University of Maiduguri
2015-08-01
|
Series: | Arid Zone Journal of Engineering, Technology and Environment |
Online Access: | http://azojete.com.ng/index.php/azojete/article/view/116/106 |
Similar Items
-
Design of a 4-Bit magnitude comparator using SIMULINK
by: P. Y. Dibal
Published: (2013-08-01) -
Evaluating Vivado High-Level Synthesis on OpenCV Functions for the Zynq-7000 FPGA
by: Johansson, Henrik
Published: (2015) -
Vivado Design Interface: Enabling CAD-Tool Design for Next Generation Xilinx FPGA Devices
by: Townsend, Thomas James
Published: (2017) -
A High-Performance FPGA Implementation of Farneback Optical Flow Algorithm with Vivado High Level Synthesis
by: Zhong, Zi-Qi, et al.
Published: (2018) -
FPGA Implementation of 16-bit Multipliers based upon Vedic Mathematic Approach
by: Zulhelmi .
Published: (2014-03-01)