Design and verification of NoC resource network interface
The resource network interface is a communication interface that the on-chip network processing unit sends data to the router, and is responsible for packing the data sent by the processing unit into data identified by the routing node. For the high-speed transmission requirements of this interface,...
Main Authors: | Xu Chuanpei, Wang Jifeng, Niu Junhao |
---|---|
Format: | Article |
Language: | zho |
Published: |
National Computer System Engineering Research Institute of China
2019-08-01
|
Series: | Dianzi Jishu Yingyong |
Subjects: | |
Online Access: | http://www.chinaaet.com/article/3000107655 |
Similar Items
-
FPGA IMPLEMENTATION OF LSB-MR BASED STEGANOGRAPHY ALGORITHMS
by: K. Nandhini, et al.
Published: (2018-04-01) -
Design and implementation of digital controller for Dc-Dc boost converter
by: Abdullah, M.H, et al.
Published: (2021) -
High-speed implementation of ANT series block cipher algorithm on FPGA
by: Wang Jianxin, et al.
Published: (2021-04-01) -
HARDWARE IMPLEMENTATION OF GENETIC ALGORITHM MODULES FOR INTELLIGENT SYSTEMS
by: NARAYANAN, SHRUTHI
Published: (2005) -
Design of PPM modulation and demodulation system based on FPGA
by: Hou Huan, et al.
Published: (2021-02-01)