A Parallel FPGA Implementation of the CCSDS-123 Compression Algorithm
Satellite onboard processing for hyperspectral imaging applications is characterized by large data sets, limited processing resources and limited bandwidth of communication links. The CCSDS-123 algorithm is a specialized compression standard assembled for space-related applications. In this paper, a...
Main Authors: | , , |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2019-03-01
|
Series: | Remote Sensing |
Subjects: | |
Online Access: | https://www.mdpi.com/2072-4292/11/6/673 |
id |
doaj-7944105fa8854ad48644d9f77d5bd985 |
---|---|
record_format |
Article |
spelling |
doaj-7944105fa8854ad48644d9f77d5bd9852020-11-24T21:44:23ZengMDPI AGRemote Sensing2072-42922019-03-0111667310.3390/rs11060673rs11060673A Parallel FPGA Implementation of the CCSDS-123 Compression AlgorithmMilica Orlandić0Johan Fjeldtvedt1Tor Arne Johansen2Department of Electronic Systems, Norwegian University of Science and Technology, 7491 Trondheim, NorwayDepartment of Electronic Systems, Norwegian University of Science and Technology, 7491 Trondheim, NorwayCentre for Autonomous Marine Operations and Systems (NTNU-AMOS), Department of Engineering Cybernetics, Norwegian University of Science and Technology, 7491 Trondheim, NorwaySatellite onboard processing for hyperspectral imaging applications is characterized by large data sets, limited processing resources and limited bandwidth of communication links. The CCSDS-123 algorithm is a specialized compression standard assembled for space-related applications. In this paper, a parallel FPGA implementation of CCSDS-123 compression algorithm is presented. The proposed design can compress any number of samples in parallel allowed by resource and I/O bandwidth constraints. The CCSDS-123 processing core has been placed on Zynq-7035 SoC and verified against the existing reference software. The estimated power use scales approximately linearly with the number of samples processed in parallel. Finally, the proposed implementation outperforms the state-of-the-art implementations in terms of both throughput and power.https://www.mdpi.com/2072-4292/11/6/673CCSDS-123 compressionparallel implementationField programmable gate arrays (FPGA)hyperspectral imagingreal-time processing |
collection |
DOAJ |
language |
English |
format |
Article |
sources |
DOAJ |
author |
Milica Orlandić Johan Fjeldtvedt Tor Arne Johansen |
spellingShingle |
Milica Orlandić Johan Fjeldtvedt Tor Arne Johansen A Parallel FPGA Implementation of the CCSDS-123 Compression Algorithm Remote Sensing CCSDS-123 compression parallel implementation Field programmable gate arrays (FPGA) hyperspectral imaging real-time processing |
author_facet |
Milica Orlandić Johan Fjeldtvedt Tor Arne Johansen |
author_sort |
Milica Orlandić |
title |
A Parallel FPGA Implementation of the CCSDS-123 Compression Algorithm |
title_short |
A Parallel FPGA Implementation of the CCSDS-123 Compression Algorithm |
title_full |
A Parallel FPGA Implementation of the CCSDS-123 Compression Algorithm |
title_fullStr |
A Parallel FPGA Implementation of the CCSDS-123 Compression Algorithm |
title_full_unstemmed |
A Parallel FPGA Implementation of the CCSDS-123 Compression Algorithm |
title_sort |
parallel fpga implementation of the ccsds-123 compression algorithm |
publisher |
MDPI AG |
series |
Remote Sensing |
issn |
2072-4292 |
publishDate |
2019-03-01 |
description |
Satellite onboard processing for hyperspectral imaging applications is characterized by large data sets, limited processing resources and limited bandwidth of communication links. The CCSDS-123 algorithm is a specialized compression standard assembled for space-related applications. In this paper, a parallel FPGA implementation of CCSDS-123 compression algorithm is presented. The proposed design can compress any number of samples in parallel allowed by resource and I/O bandwidth constraints. The CCSDS-123 processing core has been placed on Zynq-7035 SoC and verified against the existing reference software. The estimated power use scales approximately linearly with the number of samples processed in parallel. Finally, the proposed implementation outperforms the state-of-the-art implementations in terms of both throughput and power. |
topic |
CCSDS-123 compression parallel implementation Field programmable gate arrays (FPGA) hyperspectral imaging real-time processing |
url |
https://www.mdpi.com/2072-4292/11/6/673 |
work_keys_str_mv |
AT milicaorlandic aparallelfpgaimplementationoftheccsds123compressionalgorithm AT johanfjeldtvedt aparallelfpgaimplementationoftheccsds123compressionalgorithm AT torarnejohansen aparallelfpgaimplementationoftheccsds123compressionalgorithm AT milicaorlandic parallelfpgaimplementationoftheccsds123compressionalgorithm AT johanfjeldtvedt parallelfpgaimplementationoftheccsds123compressionalgorithm AT torarnejohansen parallelfpgaimplementationoftheccsds123compressionalgorithm |
_version_ |
1725910738999967744 |