NULL Convention Floating Point Multiplier
Floating point multiplication is a critical part in high dynamic range and computational intensive digital signal processing applications which require high precision and low power. This paper presents the design of an IEEE 754 single precision floating point multiplier using asynchronous NULL conve...
Main Authors: | Anitha Juliette Albert, Seshasayanan Ramachandran |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2015-01-01
|
Series: | The Scientific World Journal |
Online Access: | http://dx.doi.org/10.1155/2015/749569 |
Similar Items
-
Improved Floating-Point Matrix Multiplier
by: Weng, Wei-Ting, et al.
Published: (2011) -
Design of a NULL Convention Self-Timed Finite Field Multiplier
by: Chen, Lin-Yu, et al.
Published: (2012) -
Floating-point fused multiply-add architectures
by: Quinnell, Eric Charles, 1982-
Published: (2011) -
Floating-point fused multiply-add architectures
by: Quinnell, Eric Charles
Published: (2008) -
Floating-Point Sparse Matrix-Vector Multiply for FPGAs
by: deLorimier, Michael John
Published: (2005)