MODEL OF AUTOMATED SYNTHESIS TOOL FOR HARDWARE ACCELERATORS OF CONVOLUTIONAL NEURAL NETWORKS FOR PROGRAMMABLE LOGIC DEVICES

MODEL OF AUTOMATED SYNTHESIS TOOL FOR HARDWARE ACCELERATORS OF CONVOLUTIONAL NEURAL NETWORKS FOR PROGRAMMABLE LOGIC DEVICES

Currently, more and more tasks on image processing and analysis are being solved using convolutional neural networks. Neural networks implemented using high-level programming languages, libraries and frameworks cannot be used in real-time systems, for example, for processing streaming video in cars,...

Full description

Bibliographic Details
Main Authors:	Victor A. Egiazarian, Sergei V. Bykovskii
Format:	Article
Language:	English
Published:	Saint Petersburg National Research University of Information Technologies, Mechanics and Optics (ITMO University) 2020-08-01
Series:	Naučno-tehničeskij Vestnik Informacionnyh Tehnologij, Mehaniki i Optiki
Subjects:	convolutional neural networks neural network accelerators hardware accelerators fpga cad
Online Access:	https://ntv.ifmo.ru/file/article/19792.pdf

Similar Items

RSNN: A Software/Hardware Co-Optimized Framework for Sparse Convolutional Neural Networks on FPGAs
by: Weijie You, et al.
Published: (2021-01-01)

Hardware Acceleration of Deep Convolutional Neural Networks on FPGA
Published: (2018)

Optimization design of binary VGG convolutional neural network accelerator
by: Zhang Xuxin, et al.
Published: (2021-02-01)

Automatic Tool for Fast Generation of Custom Convolutional Neural Networks Accelerators for FPGA
by: Miguel Rivera-Acosta, et al.
Published: (2019-06-01)

A Novel Systolic Parallel Hardware Architecture for the FPGA Acceleration of Feedforward Neural Networks
by: Leandro D. Medus, et al.
Published: (2019-01-01)

Design of FPGA Accelerator Architecture for Convolutional Neural Network
by: LI Bingjian, QIN Guoxuan, ZHU Shaojie, PEI Zhihui
Published: (2020-03-01)

Accelerating Inference of Convolutional Neural Networks Using In-memory Computing
by: Martino Dazzi, et al.
Published: (2021-08-01)

Deep learning accelerators: a case study with MAESTRO
by: Hamidreza Bolhasani, et al.
Published: (2020-11-01)

An FPGA-Based CNN Accelerator Integrating Depthwise Separable Convolution
by: Bing Liu, et al.
Published: (2019-03-01)

A Resource Efficient Integer-Arithmetic-Only FPGA-Based CNN Accelerator for Real-Time Facial Emotion Recognition
by: Jaemyung Kim, et al.
Published: (2021-01-01)

Hardware Accelerated Compression of LIDAR Data Using FPGA Devices
by: Franc Novak, et al.
Published: (2013-05-01)

Accelerating Event Detection with DGCNN and FPGAs
by: Zhe Han, et al.
Published: (2020-10-01)

Parallel accelerator design for convolutional neural networks based on FPGA
by: Wang Ting, et al.
Published: (2021-02-01)

Separating VNF and Network Control for Hardware‐Acceleration of SDN/NFV Architecture
by: Tong Duan, et al.
Published: (2017-08-01)

A Novel Software-Defined Convolutional Neural Networks Accelerator
by: Yufeng Li, et al.
Published: (2019-01-01)

A Resources-Efficient Configurable Accelerator for Deep Convolutional Neural Networks
by: Xianghong Hu, et al.
Published: (2019-01-01)

Accelerating Neural Network Inference on FPGA-Based Platforms—A Survey
by: Ran Wu, et al.
Published: (2021-04-01)

A Speed Regression Using Acceleration Data in a Deep Convolutional Neural Network
by: Karl L. Wang, et al.
Published: (2019-01-01)

Feature detection in an indoor environment using Hardware Accelerators for time-efficient Monocular SLAM
by: Vyas, Shivang
Published: (2015)

Hardware Acceleration of Video analytics on FPGA using OpenCL
Published: (2019)

MRI-based brain tumor segmentation using FPGA-accelerated neural network
by: Siyu Xiong, et al.
Published: (2021-09-01)

NeuroFlow: A General Purpose Spiking Neural Network Simulation Platform using Customizable Processors
by: Kit eCheung, et al.
Published: (2016-01-01)

Enhanced Efficiency 3D Convolution Based on Optimal FPGA Accelerator
by: Hai Wang, et al.
Published: (2017-01-01)

Low Cost Convolutional Neural Network Accelerator Based on Bi-Directional Filtering and Bit-Width Reduction
by: Woong Choi, et al.
Published: (2018-01-01)

NeuroSim Simulator for Compute-in-Memory Hardware Accelerator: Validation and Benchmark
by: Anni Lu, et al.
Published: (2021-06-01)

LACS: A High-Computational-Efficiency Accelerator for CNNs
by: Jiangwei Shang, et al.
Published: (2020-01-01)

FPGA-Roofline: An Insightful Model for FGPA-based Hardware Acceleration in Modern Embedded Systems
by: Pahlavan Yali, Moein
Published: (2015)

Hardware Acceleration of Electronic Design Automation Algorithms
by: Gulati, Kanupriya
Published: (2010)

Lifting Based Object Detection Networks of Remote Sensing Imagery for FPGA Accelerator
by: Yujin Zheng, et al.
Published: (2020-01-01)

Acceleration of LSTM With Structured Pruning Method on FPGA
by: Shaorun Wang, et al.
Published: (2019-01-01)

Study of Quantized Hardware Deep Neural Networks Based on Resistive Switching Devices, Conventional versus Convolutional Approaches
by: Rocío Romero-Zaliz, et al.
Published: (2021-02-01)

Convolution Accelerator Designs Using Fast Algorithms
by: Yulin Zhao, et al.
Published: (2019-05-01)

CAxCNN: Towards the Use of Canonic Sign Digit Based Approximation for Hardware-Friendly Convolutional Neural Networks
by: Mohsin Riaz, et al.
Published: (2020-01-01)

Energy Efficient Hardware Design of Neural Networks
Published: (2018)

CENNA: Cost-Effective Neural Network Accelerator
by: Sang-Soo Park, et al.
Published: (2020-01-01)

FeSHI: Feature Map-Based Stealthy Hardware Intrinsic Attack
by: Tolulope A. Odetola, et al.
Published: (2021-01-01)

Automatic FPGA-based Hardware Accelerator Design: A Case Study with Image Processing Applications
by: Cuong Pham-Quoc
Published: (2020-05-01)

An Efficient Task Assignment Framework to Accelerate DPU-Based Convolutional Neural Network Inference on FPGAs
by: Jiang Zhu, et al.
Published: (2020-01-01)

Accessing an FPGA-based Hardware Accelerator in a Paravirtualized Environment
by: Wang, Wei
Published: (2013)

CNN2Gate: An Implementation of Convolutional Neural Networks Inference on FPGAs with Automated Design Space Exploration
by: Alireza Ghaffari, et al.
Published: (2020-12-01)

Cannot write session to /tmp/vufind_sessions/sess_t391546r97dc5lb52l0da4m6as