Parallel logical control algorithms: verification and hardware implementation
A formal language (PRALU) has been proposed for representation of parallel algorithms for logical control. The paper contains a short description of its syntax and semantics, methods of checking PRALU-algorithms for correctness and methods for their hardware implementation. They include using sugges...
Main Author: | A.Zakrevskij |
---|---|
Format: | Article |
Language: | English |
Published: |
Institute of Mathematics and Computer Science of the Academy of Sciences of Moldova
1996-07-01
|
Series: | Computer Science Journal of Moldova |
Online Access: | http://www.math.md/nrofdownloads.php?file=/files/csjm/v4-n1/v4-n1-(pp3-19).pdf |
Similar Items
-
Reduction algorithms for solving large systems of logical equations
by: A.Zakrevskij
Published: (2000-05-01) -
Parallel and Hardware Implementations of Collision Detection Algorithms
by: Fenton-May, Tristam
Published: (2004) -
Formalizing abstraction mechanisms for hardware verification in higher order logic
by: Melham, Thomas Frederick
Published: (1989) -
A modal logic for handling behavioural constraints in formal hardware verification
by: Mendler, M.
Published: (1992) -
Comparison Of Hybrid Sorting Algorithms Implemented On Different Parallel Hardware Platforms
by: Dominik Zurek, et al.
Published: (2013-01-01)