Performance and Reliability Degradation of CMOS Image Sensors in Back-Side Illuminated Configuration
We present a systematic characterization of wafer-level reliability dedicated test structures in Back-Side-Illuminated CMOS Image Sensors. Noise and electrical measurements performed at different steps of the fabrication process flow, definitely demonstrate that the wafer flipping/bonding/thinning a...
Main Authors: | Andrea Vici, Felice Russo, Nicola Lovisi, Aldo Marchioni, Antonio Casella, Fernanda Irrera |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2020-01-01
|
Series: | IEEE Journal of the Electron Devices Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9060926/ |
Similar Items
-
CMOS temperature sensor utilizing interface-trap charge pumping
by: Berber, Feyza
Published: (2006) -
Study of dark current random telegraph signal in proton-irradiated backside illuminated CMOS image sensors
by: Bingkai Liu, et al.
Published: (2020-12-01) -
High-Voltage 12.5-V Backside-Illuminated CMOS Photovoltaic Mini-Modules
by: Yung-Jr Hung, et al.
Published: (2018-01-01) -
Submicron CMOS Programmable Analog Floating-Gate Circuits
and Arrays using DC-DC Converters
by: Hooper, Mark S.
Published: (2005) -
Nano CMOS Charge Pump for Readerless RFID PLL
by: M. T. I. Badal, et al.
Published: (2019-09-01)