Design, Implementation, and Analysis of High-Speed Single-Stage N-Sorters and N-Filters
There is strong interest in developing high-performance hardware sorting systems which can sort a set of elements as quickly as possible. The fastest of the current FPGA systems are sorting networks, in which sets of 2-sorters operate in parallel in each series stage of a multi-stage sorting process...
Main Authors: | Robert B. Kent, Marios S. Pattichis |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9308909/ |
Similar Items
-
An empirical study on SAJQ (Sorting Algorithm for Join Queries)
by: Hassan I. Mathkour
Published: (2010-06-01) -
EMS: AN ENHANCED MERGE SORT ALGORITHM BY EARLY CHECKING OF ALREADY SORTED PARTS
by: Mutaz Rasmi Abu Sara, et al.
Published: (2020-01-01) -
FPGA-Based Implementation of MMC Control Based on Sorting Networks
by: Mattia Ricco, et al.
Published: (2018-09-01) -
Fast Regular Circuits for Network-based Parallel Data Processing
by: SKLIAROVA, I., et al.
Published: (2013-11-01) -
Perbandingan Efisiensi Algoritma Sorting dalam Penggunaan Bandwidth
by: Desi Anggreani, et al.
Published: (2020-08-01)