A Novel Built-In Self-Repair Scheme for 3D Memory
Three-dimensional (3D) memory products based on through silicon via (TSV) are widely developed to fulfill the ever-increasing demands of per unit area storage capacity. The yield is still one of the critical challenges for 3D memory. Redundancy technique is now widely used in industry to improve yie...
Main Authors: | Tianming Ni, Hao Chang, Yao Yao, Xueyun Li, Zhengfeng Huang |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2019-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8717999/ |
Similar Items
-
Effective Spare Line Allocation Built-in Redundancy Analysis With Base Common Spare for Yield Improvement of 3D Memory
by: Donghyun Han, et al.
Published: (2021-01-01) -
BUILT-IN SELF-TEST AND SELF-REPAIR FOR CAPACITIVE MEMS DEVICES
by: XIONG, XINGGUO
Published: (2005) -
On-Chip Error Detection Reusing Built-In Self-Repair for Silicon Debug
by: Hayoung Lee, et al.
Published: (2021-01-01) -
AN EFFICIENT BUILT-IN SELF-DIAGNOSTIC METHOD FOR NON-TRADITIONAL FAULTS OF EMBEDDED MEMORY ARRAYS
by: ARORA, VIKRAM
Published: (2002) -
A BUILT-IN SELF-TESTING METHOD FOR EMBEDDED MULTIPORT MEMORY ARRAYS
by: NARAYANAN, VINOD A.
Published: (2004)