Redundant Hardware Components for ASIC. RTL Model and Synthesys
Redundancy is a very popular and effective method to increase fault tolerance of the system. Fault tolerance in modern embedded systems is important feature due to accelerating aging and manufacturing defects, which diagnosis during the chip testing at fabric is impossible. In addition, different wa...
Main Authors: | Valentin Rozanov, Yuriy Sheynin, Elena Suvorova |
---|---|
Format: | Article |
Language: | English |
Published: |
FRUCT
2018-05-01
|
Series: | Proceedings of the XXth Conference of Open Innovations Association FRUCT |
Subjects: | |
Online Access: | https://fruct.org/publications/abstract22/files/Roz.pdf |
Similar Items
-
Structural Redundancy and Design Space Exploration Method for the Hardware Components with Fault Mitigation Design
by: Valentin Rozanov, et al.
Published: (2017-11-01) -
System-on-a-Chip (SoC) based Hardware Acceleration in Register Transfer Level (RTL) Design
by: Niu, Xinwei
Published: (2012) -
Ensuring Trust Of Third-Party Hardware Design With Constrained Sequential Equivalence Checking
by: Shrestha, Gyanendra
Published: (2014) -
Increasing Branch Coverage with Dual Metric RTL Test Generation
by: Bansal, Kunal
Published: (2020) -
A Hardware Architecture of a Counter-Based Entropy Coder
by: Armein Z R Langi
Published: (2012-04-01)