Robust Logic locking for Securing Reusable DSP Cores
A System on Chip (SoC) used in Consumer Electronics (CE) systems integrates a number of reusable Intellectual Property (IP) cores from digital signal processing (DSP), multimedia etc. However, these DSP based IP cores are susceptible to various hardware threats such as piracy, Trojan insertion, over...
Main Authors: | Mahendra Rathor, Anirban Sengupta |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2019-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8807149/ |
Similar Items
-
COMPARATIVE ANALYSIS OF PULSE TRIGGERED FLIP FLOP DESIGN FOR LOW POWER CONSUMPTION
by: S. Bhuvaneshwari, et al.
Published: (2018-07-01) -
A ROBUST FLIP-FLOP FOR INDUSTRIAL APPLICATIONS
by: R. Vinoth, et al.
Published: (2016-04-01) -
Security of Functionally Obfuscated DSP Core Against Removal Attack Using SHA-512 Based Key Encryption Hardware
by: Anirban Sengupta, et al.
Published: (2019-01-01) -
Analyses of Non-bonding Length, Partial Atomics Charge and Electrostatic Energy from Molecular Dynamics Simulation of Phospholipase A2 – Substrate
by: Nirwan Syarif, et al.
Published: (2016-11-01) -
Asynchronous Logic Design with Flip-Flop Constraints
by: Cox, David Franklin
Published: (1974)