Characterization and Modeling of 28-nm Bulk CMOS Technology Down to 4.2 K
This paper presents an experimental investigation, compact modeling, and low-temperature physics-based modeling of a commercial 28-nm bulk CMOS technology operating at cryogenic temperatures. The physical and technological parameters are extracted at 300, 77, and 4.2 K from dc measurements made on v...
Main Authors: | Arnout Beckers, Farzan Jazaeri, Christian Enz |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2018-01-01
|
Series: | IEEE Journal of the Electron Devices Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8326483/ |
Similar Items
-
Physical Model of Low-Temperature to Cryogenic Threshold Voltage in MOSFETs
by: Arnout Beckers, et al.
Published: (2020-01-01) -
Characterization and Compact Modeling of Nanometer CMOS Transistors at Deep-Cryogenic Temperatures
by: Rosario M. Incandela, et al.
Published: (2018-01-01) -
28-nm FD-SOI CMOS RF Figures of Merit Down to 4.2 K
by: Lucas Nyssens, et al.
Published: (2020-01-01) -
Characterization and Modeling of Mismatch in Cryo-CMOS
by: P. A. T Hart, et al.
Published: (2020-01-01) -
Intermodulation Linearity in High-k/Metal Gate 28 nm RF CMOS Transistors
by: Zhen Li, et al.
Published: (2015-09-01)