Co-design of Compiler and Hardware Techniques to Reduce Program Code Size on a VLIW Processor
Code size is a primary concern in the embedded computing community. Minimizing physical memory requirements reduces total system cost and improves performance and power efficiency. VLIW processors rely on the compiler to statically encode the ILP in the program before its execution, and becau...
Main Authors: | Eric J. Stotzer, Ernst L. Leiss |
---|---|
Format: | Article |
Language: | English |
Published: |
Centro Latinoamericano de Estudios en Informática
2012-08-01
|
Series: | CLEI Electronic Journal |
Online Access: | http://www.clei.org/cleiej-beta/index.php/cleiej/article/view/150 |
Similar Items
-
Compiler-Assisted Energy Optimization For Clustered VLIW Processors
by: Nagpal, Rahul
Published: (2010) -
A Retargetable C Compiler for VLIW DSP Processors
by: Chang-Jun Chen, et al.
Published: (2002) -
A Modulo Scheduling Based C Compiler for VLIW Processors
by: Sien-Keat Ang, et al.
Published: (2003) -
Compiler Optimizations for a UnifiedVLIW-based RISC/DSP Processor
by: Tsung-Hua Hsueh, et al.
Published: (2007) -
Global Optimizations in Compilers for VLIW DSP Processors with Distributed Register Files
by: Wu, Chung-Ju, et al.
Published: (2015)