Performing Cache Timing Attacks from the Reconfigurable Part of a Heterogeneous SoC—An Experimental Study
Cache attacks are widespread on microprocessors and multi-processor system-on-chips but have not yet spread to heterogeneous systems-on-chip such as SoC-FPGA that are found in increasing numbers of applications on servers or in the cloud. This type of SoC has two parts: a processing system that incl...
Main Authors: | Lilian Bossuet, El Mehdi Benhani |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-07-01
|
Series: | Applied Sciences |
Subjects: | |
Online Access: | https://www.mdpi.com/2076-3417/11/14/6662 |
Similar Items
-
Defending Against Flush+Reload Attack With DRAM Cache by Bypassing Shared SRAM Cache
by: Minwoo Jang, et al.
Published: (2020-01-01) -
Keep the PokerFace on! Thwarting cache side channel attacks by memory bus monitoring and cache obfuscation
by: Arun Raj, et al.
Published: (2017-12-01) -
Investigating the viability of adaptive caches as a defense mechanism against cache side-channel attacks
by: Bandara, Sahan Lakshitha
Published: (2019) -
Cross-core Microarchitectural Attacks and Countermeasures
by: Irazoki, Gorka
Published: (2017) -
Cache Misses and the Recovery of the Full AES 256 Key
by: Samira Briongos, et al.
Published: (2019-03-01)