Design of a Realistic Test Simulator For a Built-In Self Test Environment
This paper presents a realistic test approach suitable to Design For Testability (DFT) and Built- In Self Test (BIST) environments. The approach is culminated in the form of a test simulator which is capable of providing a required goal of test for the System Under Test (SUT). The simulator uses the...
Main Authors: | A. Ahmad, D. Al-Abri |
---|---|
Format: | Article |
Language: | English |
Published: |
Sultan Qaboos University
2010-12-01
|
Series: | The Journal of Engineering Research |
Subjects: | |
Online Access: | https://journals.squ.edu.om/index.php/tjer/article/view/84 |
Similar Items
-
A new test vector optimization method for failure isolation
by: Jiang Jueyi, et al.
Published: (2018-09-01) -
Advances in VLSI testing at MultiGb per second rates
by: Topisirović Dragan
Published: (2005-01-01) -
A Joint Distribution-Based Testability Metric Estimation Model for Unreliable Tests
by: Xuerong Ye, et al.
Published: (2018-01-01) -
Testing Of Analog Circuits - Built In Self Test
by: Varaprasad, B K S V L
Published: (2009) -
High-Level Test Generation and Built-In Self-Test Techniques for Digital Systems
by: Jervan, Gert
Published: (2002)