Novel Area Optimization in FPGA Implementation Using Efficient VHDL Code

Novel Area Optimization in FPGA Implementation Using Efficient VHDL Code

Show other versions (1)

<p>A new novel method for area efficiency in FPGA implementation is presented. The method is realized <br />through flexibility and wide capability of VHDL coding. This method exposes the arithmetic operations such as <br />addition, subtraction and others. The design technique aim...

Full description

Bibliographic Details
Main Author:	. Zulfikar
Format:	Article
Language:	English
Published:	Universitas Syiah Kuala 2012-10-01
Series:	Jurnal Rekayasa Elektrika
Online Access:	http://www.jurnal.unsyiah.ac.id/JRE/article/view/116

Similar Items

Novel Area Optimization in FPGA Implementation Using Efficient VHDL Code
by: Zulfikar Zulfikar
Published: (2015-05-01)

Novel Area Optimization in FPGA Implementation Using Efficient VHDL Code
by: Zulfikar .
Published: (2015-05-01)

BLOOD CELL MONITORING BASED ON FPGA,IMPLEMENTED USING VHDL
by: Zarrarahmed Khan, et al.
Published: (2017-07-01)

Hardware Implementation of CS-ACELP Decoder Using FPGA & VHDL
by: Lee, Ji-Der, et al.
Published: (1998)

FPGA Design For Interleaving RS2 Error Correcting Code Using VHDL
by: 呂瑞勝
Published: (1997)

VHDL-implementering av GMSK-demodulatorer för DARC i FPGA.
by: Engström, Fredrik
Published: (2003)

FPGA Design for Discrete Wavelet Transform Using VHDL
by: 黃基峰
Published: (1997)

The design of a programmable convolutional encoder using VHDL and an FPGA
by: Snelgrove, Andrew H.
Published: (2013)

FPGA Design For Modified Majority Decoding Algorithm Using VHDL
by: Kuan-Hung Chou, et al.
Published: (2016)

Implementation of an IEEE 802.11a transmitter in VHDL for Altera Stratix II FPGA
by: Brännström, Johannes
Published: (2006)

VHDL Descriptions for the FPGA Implementation of PWL-Function-Based Multi-Scroll Chaotic Oscillators.
by: Esteban Tlelo-Cuautle, et al.
Published: (2016-01-01)

CRC 8-bit Encoder-Decoder Component in FPGA using VHDL
by: ANDHI RACHMAN SALEH, et al.
Published: (2020-01-01)

GALS,Design och simulering för FPGA med VHDL
by: Ek, Tobias
Published: (2004)

Optimization and FPGA implementation of RS coding algorithm
by: Li Jinming, et al.
Published: (2020-02-01)

An Efficient VHDL Description and Hardware Implementation of the Triple DES Algorithm
by: Namburi, Lathika SriDatha
Published: (2014)

Implementasi ProgrammableDAC pada FPGA Xilink Spartan-6 Berbasis VHDL
by: Ahmad Haneef Zuhdy
Published: (2014-04-01)

vMAGIC—Automatic Code Generation for VHDL
by: Christopher Pohl, et al.
Published: (2009-01-01)

VHDL implementation of pipelined DLX microprocessor
by: Anthony, Ignatius Edmond
Published: (2008)

Discrete cosine transform implementation in VHDL
by: Hu, Ta-Hsiang.
Published: (2013)

The investigation into generic VHDL implementation of generalised minimum distance decoding for Reed Solomon codes
by: Mahmudi, Ali
Published: (2005)

Implementation of an Embedded Color Video Processor Using VHDL
by: 陳冠宇, et al.
Published: (2002)

The implementation of turbo codes using DSP and FPGA
by: Yin, Chuanzhi
Published: (2005)

FPGA Implementation of Uniform Random Number based on Residue Method
by: Zulfikar .
Published: (2014-04-01)

Analysis and Design of VHDL Code Generator for FIR filter
by: 林纘芳
Published: (2002)

A versatile automated system for the mapping of VHDL algorithms onto multiple FPGA-SRAM modules
by: Acock, Steven John Blackmore
Published: (1996)

Desenvolvimento de hardware configurável de criptografia simétrica utilizando FPGA e linguagem VHDL.
by: GOMES, Otávio de Souza Martins
Published: (2011)

Hardware implementation of Reversible Logic Gates in VHDL
by: Gautam, Dibya
Published: (2020)

VHDL Implementation of a Fast Adder Tree
by: Dacheng, Chen
Published: (2005)

VHDL Implementation of CORDIC Algorithm for Wireless LAN
by: Lashko, Anastasia, et al.
Published: (2004)

VHDL simulation of the implementation of a costfunction circuit
by: Imvidhaya, Ming
Published: (2013)

Implementation of NoC on FPGA with Area and Power Optimization
by: Momil Ijaz, et al.
Published: (2019-03-01)

Design and Implementation of MOD-6 Synchronous Counter using VHDL
by: P. Y. Dibal
Published: (2013-08-01)

VHDL Coding Style Guidelines and Synthesis: A Comparative Approach
by: Inamdar, Shahabuddin L
Published: (2004)

A VHDL code generator for Reed-Solomon encoders and decoders
by: Glavac, Vladimir
Published: (2003)

Automatisierte VHDL-Code-Generierung eines Delta-Sigma Modulators
by: R. Spilka, et al.
Published: (2006-01-01)

An investigation into induction motor vector control based on reusable VHDL digital architectures and FPGA rapid prototyping
by: Aounis, Abdulmagid
Published: (2002)

Arquitetura em pipeline para o alogaritmo de Canny em uma plataforma VHDL/FPGA
by: Vidal, Leonardo de Amaral
Published: (2015)

An Efficient FPGA Implementation of Optimized Anisotropic Diffusion Filtering of Images
by: Chandrajit Pal, et al.
Published: (2016-01-01)

CVSD MODULATOR USING VHDL
by: Hicks, William T., et al.
Published: (2004)

Characterization and Design of a Completely Parameterizable VHDL Digital Single Sideband Modulator Circuit for Quick Implementation in FPGA or ASIC Electronic Warfare Platforms
by: Axtell, Harold Scott
Published: (2010)