Metal oxide-graphene field-effect transistor: interface trap density extraction model
A simple to implement model is presented to extract interface trap density of graphene field effect transistors. The presence of interface trap states detrimentally affects the device drain current–gate voltage relationship Ids–Vgs. At the moment, there is no analytical method available to extract t...
Main Authors: | Faraz Najam, Kah Cheong Lau, Cheng Siong Lim, Yun Seop Yu, Michael Loong Peng Tan |
---|---|
Format: | Article |
Language: | English |
Published: |
Beilstein-Institut
2016-09-01
|
Series: | Beilstein Journal of Nanotechnology |
Subjects: | |
Online Access: | https://doi.org/10.3762/bjnano.7.128 |
Similar Items
-
Investigation on Metal–Oxide Graphene Field-Effect Transistors With Clamped Geometries
by: Marco A. Giambra, et al.
Published: (2019-01-01) -
Compact Trap-Assisted-Tunneling Model for Line Tunneling Field-Effect-Transistor Devices
by: Faraz Najam, et al.
Published: (2020-06-01) -
Electrical Compact Modeling of Graphene Base Transistors
by: Sébastien Frégonèse, et al.
Published: (2015-11-01) -
DRAIN CURRENT CHARACTERISTICS OF SILICON NANOWIRE FIELD EFFECT TRANSISTORT.S. Arun Samuel
by: T.S. Arun Samuel, et al.
Published: (2016-10-01) -
The Graphene Field Effect Transistor Modeling Based on an Optimized Ambipolar Virtual Source Model for DNA Detection
by: Moaazameh Akbari, et al.
Published: (2021-08-01)