Design of a full 1Mb STT-MRAM based on advanced FDSOI technology
In one hand, the shrinking of CMOS technology nodes is dramatically increasing the leakage current in integrated circuits. In the other hand, modern portable devices first concern is power-efficiency to insure a better autonomy. Thus, new device technologies and computing strategies are required in...
Main Authors: | Jabeur Kotb, Prenat Guillaume |
---|---|
Format: | Article |
Language: | English |
Published: |
EDP Sciences
2017-01-01
|
Series: | MATEC Web of Conferences |
Online Access: | https://doi.org/10.1051/matecconf/201712501003 |
Similar Items
-
Design and Evaluation of a 28-nm FD-SOI STT-MRAM for Ultra-Low Power Microcontrollers
by: Guillaume Patrigeon, et al.
Published: (2019-01-01) -
STT-MRAM Based NoC Buffer Design
by: Vikram Kulkarni, Nikhil
Published: (2012) -
STT-MRAM error correction technology based on LDPC coding
by: Xue Zhang, et al.
Published: (2020-01-01) -
Auxiliary Roles in STT-MRAM Memory
by: Das, Jayita
Published: (2014) -
Analysis of MTJ based STT-MRAMs cell modeling and design perspective
Published: ()