New Low-Power Tristate Circuits in Positive Feedback Source-Coupled Logic
Two new design techniques to implement tristate circuits in positive feedback source-coupled logic (PFSCL) have been proposed. The first one is a switch-based technique while the second is based on the concept of sleep transistor. Different tristate circuits based on both techniques have been devel...
Main Authors: | Kirti Gupta, Ranjana Sridhar, Jaya Chaudhary, Neeta Pandey, Maneesha Gupta |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2011-01-01
|
Series: | Journal of Electrical and Computer Engineering |
Online Access: | http://dx.doi.org/10.1155/2011/670508 |
Similar Items
-
Bus Implementation Using New Low Power PFSCL Tristate Buffers
by: Neeta Pandey, et al.
Published: (2016-01-01) -
A Modified Implementation of Tristate Inverter Based Static Master-Slave Flip-Flop with Improved Power-Delay-Area Product
by: Kunwar Singh, et al.
Published: (2014-01-01) -
MCML D-Latch Using Triple-Tail Cells: Analysis and Design
by: Kirti Gupta, et al.
Published: (2013-01-01) -
High-resolution meteor exploration with tristatic radar methods
by: Kero, Johan
Published: (2008) -
Hybrid Dynamic CML with Modified Current Source (H-MDyCML): A Low-Power Dynamic MCML Style
by: Riya Jain, et al.
Published: (2021-01-01)