A Scalable System-on-Chip Acceleration for Deep Neural Networks
The size of neural networks in deep learning techniques is increasing and varies significantly according to the requirements of real-life applications. The increasing network size and scalability requirements pose significant challenges for a high performance implementation of deep neural networks (...
Main Authors: | Faisal Shehzad, Muhammad Rashid, Mohammed H. Sinky, Saud S. Alotaibi, Muhammad Yousuf Irfan Zia |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9474433/ |
Similar Items
-
Scalable Register File Architecture for CGRA Accelerators
Published: (2016) -
A Scalable Architecture for Accelerating Multi-Operation and Continuous Floating-Point Matrix Computing on FPGAs
by: Longlong Zhang, et al.
Published: (2020-01-01) -
MOSDA: On-Chip Memory Optimized Sparse Deep Neural Network Accelerator With Efficient Index Matching
by: Hongjie Xu, et al.
Published: (2021-01-01) -
Clinical differentiation of psychogenic non-epileptic seizure: a practical diagnostic approach
by: I. Putu Eka Widyadharma, et al.
Published: (2021-02-01) -
Real-Time Operating System Hardware Extension Core for System-on-Chip Designs
by: Best, Joel
Published: (2013)