A New Arbiter PUF for Enhancing Unpredictability on FPGA
In general, conventional Arbiter-based Physically Unclonable Functions (PUFs) generate responses with low unpredictability. The N-XOR Arbiter PUF, proposed in 2007, is a well-known technique for improving this unpredictability. In this paper, we propose a novel design for Arbiter PUF, called Double...
Main Authors: | Takanori Machida, Dai Yamamoto, Mitsugu Iwamoto, Kazuo Sakiyama |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2015-01-01
|
Series: | The Scientific World Journal |
Online Access: | http://dx.doi.org/10.1155/2015/864812 |
Similar Items
-
Robustness and Unpredictability for Double Arbiter PUFs on Silicon Data: Performance Evaluation and Modeling Accuracy
by: Meznah A. Alamro, et al.
Published: (2020-05-01) -
An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks
by: Aknesil, Can
Published: (2020) -
A Highly Reliable Arbiter PUF With Improved Uniqueness in FPGA Implementation Using Bit-Self-Test
by: Zhangqing He, et al.
Published: (2020-01-01) -
Synthesis of symmetric paths of arbiter physically unclonable function on FPGA
by: A. A. Ivaniuk
Published: (2019-06-01) -
A Novel Ultra-Compact FPGA PUF: The DD-PUF
by: Riccardo Della Sala, et al.
Published: (2021-09-01)