Optimization of Nanowires Ratio in Nano-scale SiNWT Based SRAM Cell
This paper represents the impact of nanowires ratio of silicon nanowire transistors on the characteristics of 6-transistors SRAM cell. This study is the first to demonstrate nanowires ratio optimization of Nano-scale SiNWT Based SRAM Cell. Noise margins and inflection voltage of transfer characteris...
Main Authors: | Hashim Yasir, Alsibai Mohammad Hayyan, Manap Sulastri Abdul |
---|---|
Format: | Article |
Language: | English |
Published: |
EDP Sciences
2015-01-01
|
Series: | MATEC Web of Conferences |
Online Access: | http://dx.doi.org/10.1051/matecconf/20152701009 |
Similar Items
-
Robustness of Nano-Scale SRAM Design: Reliability and Tolerance Techniques
by: Yang, Hao-I, et al.
Published: (2011) -
Device Threshold Voltage Measurement Circuit of Nano-scale CMOS SRAM
by: Lin, Geng-Cing, et al.
Published: (2011) -
An Investigation of the Parasitic RC Effects on Nano-scaled FinFETs and SRAM Cells
by: Huang, Bo-Rong., et al.
Published: (2017) -
6T SRAM Performance Assessment with Stacked Silicon Nanowire MOSFETs
by: Ya-Chi Huang, et al.
Published: (2015) -
NBTI/PBTI Degradation and Noise Margin Measurement Circuit of Nano-scale CMOS SRAM
by: Tsai, Ming-Chien, et al.
Published: (2010)