Analysis of possibilities of FPGA-implementation for multiplication operations in the Galois field
The variants of hardware implementations of multiplication operations in the Galois field are considered for efficient solution of the tasks of constructing specialized processors based on FPGA, meeting strict requirements for speed and nominal value of the working clock frequency. Approaches to the...
Main Author: | E. V. Listopad |
---|---|
Format: | Article |
Language: | Russian |
Published: |
Educational institution «Belarusian State University of Informatics and Radioelectronics»
2019-06-01
|
Series: | Doklady Belorusskogo gosudarstvennogo universiteta informatiki i radioèlektroniki |
Subjects: | |
Online Access: | https://doklady.bsuir.by/jour/article/view/975 |
Similar Items
-
Optimization and FPGA implementation of RS coding algorithm
by: Li Jinming, et al.
Published: (2020-02-01) -
IMPLEMENT REED SOLOMON ENCODER/ DECODERUSING SPARTAN FPGA
by: Manju Mangtani
Published: (2016-07-01) -
FPGA-based prototyping of IEEE 802.11a base band processor
by: Dramićanin Dejan M., et al.
Published: (2004-01-01) -
Efficient Implementation of RAID-6 Encoding and Decoding on a Field Programmable Gate Array (FPGA)
by: Jacob, David
Published: (2009) -
Neuroninio procesoriaus prototipas FPGA technologijoje
by: Sasnauskas, Justas
Published: (2005)