Hardware Acceleration of Convolution Neural Network for AI-Enabled Realtime Biomedical System

Hardware Acceleration of Convolution Neural Network for AI-Enabled Realtime Biomedical System

COVID-19 is currently on the rage all over the world and has become a pandemic. To efficiently handle it, accurate diagnosis and prompt reporting are essential. The AI-Enabled Real-time Biomedical System (AIRBiS) research project aims to develop a system that handles diagnosis using chest X-ray imag...

Full description

Bibliographic Details
Main Authors:	Yuuki Okada, Wang Jiangkun, Mark Ikechukwu Ogbodo, Ben Abdallah Abderazek
Format:	Article
Language:	English
Published:	EDP Sciences 2021-01-01
Series:	SHS Web of Conferences
Online Access:	https://www.shs-conferences.org/articles/shsconf/pdf/2021/13/shsconf_etltc2021_04019.pdf

Similar Items

Optimization and Implementation of a Collaborative Learning Algorithm for an AI-Enabled Real-time Biomedical System
by: Phea Sinchhean, et al.
Published: (2021-01-01)

Design and Optimization of a Deep Neural Network Architecture for Traffic Light Detection
by: Fukuchi Tomohide, et al.
Published: (2020-01-01)

AEBIS: AI-Enabled Blockchain-Based Electric Vehicle Integration System for Power Management in Smart Grid Platform
by: Zhishang Wang, et al.
Published: (2020-01-01)

Comprehensive Study of Coronavirus Disease 2019 (COVID-19) Classification based on Deep Convolution Neural Networks
by: Nakamura Miyuka, et al.
Published: (2021-01-01)

Fault-Tolerant Spike Routing Algorithm and Architecture for Three Dimensional NoC-Based Neuromorphic Systems
by: The H. Vu, et al.
Published: (2019-01-01)

On the Design of a Fault-Tolerant Scalable Three Dimensional NoC-Based Digital Neuromorphic System With On-Chip Learning
by: Ogbodo Mark Ikechukwu, et al.
Published: (2021-01-01)

Hardware Accelerator Design for Convolutional Neural Networks
by: Chieh-ShengCheng, et al.
Published: (2019)

Hardware Acceleration of Deep Convolutional Neural Networks on FPGA
Published: (2018)

Hardware Efficient Accelerator for Binary Convolution Neural Network Inference
by: ACHARJEE, SUVAJIT, et al.
Published: (2019)

A Hardware Accelerator for The Inference of a Convolutional Neural Network
by: Edwin González, et al.
Published: (2020-01-01)

The hardware of an interpolator for realtime digital image warper
by: LIN, ZENG-HUI, et al.
Published: (1987)

Design of Hardware Accelerators for Convolutional Neural Networks in the RISC-V Platform
by: Pan,Ze-Gang, et al.
Published: (2017)

An Updated Survey of Efficient Hardware Architectures for Accelerating Deep Convolutional Neural Networks
by: Maurizio Capra, et al.
Published: (2020-07-01)

Investigating minimal Convolution Neural Networks (CNNs) for realtime embedded eye feature detection
by: Sung, Wei-Hong
Published: (2020)

Energy-Efficient Acceleration of Deep Neural Networks on Realtime-Constrained Embedded Edge Devices
by: Bogil Kim, et al.
Published: (2020-01-01)

High Throughput Hardware Implementation for Deep Learning AI Accelerator
by: Yen-Chi Lai, et al.
Published: (2018)

High Efficient Hardware Implementation of Selective Search for AI Accelerator
by: Han-Chun Chien, et al.
Published: (2018)

MODEL OF AUTOMATED SYNTHESIS TOOL FOR HARDWARE ACCELERATORS OF CONVOLUTIONAL NEURAL NETWORKS FOR PROGRAMMABLE LOGIC DEVICES
by: Victor A. Egiazarian, et al.
Published: (2020-08-01)

Architecture and Design of a Spiking Neuron Processor Core Towards the Design of a Large-scale Event-Driven 3D-NoC-based Neuromorphic Processor
by: Ogbodo Mark, et al.
Published: (2020-01-01)

Crowds in two seconds: Enabling realtime crowd-powered interfaces
by: Bernstein, Michael S., et al.
Published: (2012)

Reconfigurable Hardware Architecture Design and Implementation for AI Deep Learning Accelerator
by: Ching-Shun Wang, et al.
Published: (2019)

Hardware acceleration of 2D convolution using systolic array
by: Wong, Xue Yuan
Published: (2015)

Hardware Architecture Design and Implementation of Deep Convolutional Neural Network Accelerator for Real-Time Object Detection
by: Chien-Wei Wu, et al.
Published: (2019)

Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller
by: Mohammed, Mohammed Isam Eldin Hassan
Published: (2020)

Enabling Training of Neural Networks on Noisy Hardware
by: Tayfun Gokmen
Published: (2021-09-01)

Low-Power Ultra-Small Edge AI Accelerators for Image Recognition with Convolution Neural Networks: Analysis and Future Directions
by: Weison Lin, et al.
Published: (2021-08-01)

NETSIM: A Realtime Virtual Ocean Hardware-in-the-loop Acoustic Modem Network Simulator
by: Schneider, Toby, et al.
Published: (2020)

Convolutional Neural Networks Hardware Design Based on FPGA
by: Chi-Chou Huang, et al.
Published: (2016)

Data and Hardware Efficient Design for Convolutional Neural Network
by: Lin, Yue-Jin, et al.
Published: (2016)

High Efficient Bandwidth Utilization Hardware Design and Implement for AI Deep Learning Accelerator
by: Yu-Cheng Hsueh, et al.
Published: (2019)

Convolution and max pooling layer accelerator for convolutional neural network
by: Goh, Jinn Chyn
Published: (2020)

A novel design technique and hardware implementation of digital filters for high-speed realtime filtering
by: So, J. L.-W.
Published: (1978)

A Fast Realtime Simulation of a Complex Mechanical System on a Parallel Hardware Architecture
by: Oertel, C.-H., et al.
Published: (1992)

Hardware Description Language Design Exploration by Convolutional Neural Network
by: Yi-Hong Lu, et al.
Published: (2017)

Convolutional Neural Network Accelerator with Vector Quantization
by: Heng Lee, et al.
Published: (2019)

The Generator of Convolutional Neural Network Acceleration Circuit
by: Min-Tao Chen, et al.
Published: (2019)

Using Piecewise Convolutional Neural Networks for Biomedical Relation Extraction
by: Yu-Tang Kuo, et al.
Published: (2019)

Real-time Hand-Gesture Recognition based on Deep Neural Network
by: Ageishi Naoto, et al.
Published: (2021-01-01)

Real-Time Apple Detection System Using Embedded Systems With Hardware Accelerators: An Edge AI Application
by: Vittorio Mazzia, et al.
Published: (2020-01-01)

Sparse Ternary Convolutional Neural Network Model and its Hardware Design
by: Chiu,Kuan-Lin, et al.
Published: (2017)