Developing modules for local storage and handling of cache memory defects information in a processor with non-volatile memory
Problem statement. Due to the downsizing of technological process in microprocessor manufacturing, the number of possible manufacturing defects in the microprocessor chip increases, some types of which can only appear during the main operation of the microprocessor. The hardware implementation of th...
Main Authors: | M. O. Tsoy, D. M. Alfonso |
---|---|
Format: | Article |
Language: | English |
Published: |
CRI «Electronics»
2020-12-01
|
Series: | Радиопромышленность |
Subjects: | |
Online Access: | https://www.radioprom.org/jour/article/view/777 |
Similar Items
-
Effective Spare Line Allocation Built-in Redundancy Analysis With Base Common Spare for Yield Improvement of 3D Memory
by: Donghyun Han, et al.
Published: (2021-01-01) -
Development of a cycle-accurate simulator of the Elbrus processor core memory subsystem
by: D. V. Znamenskiy, et al.
Published: (2019-05-01) -
Scalable primary cache memory architectures
by: Agarwal, Vikas
Published: (2008) -
THE IMPACT ANALYSIS OF PREFETCH IN THE CACHE ON THE MICROPROCESSOR PERFORMANCE
by: B. Z. Shmeylin
Published: (2016-04-01) -
Processor memory traffic characteristics for on-chip cache
by: Ho, Yui Luen, et al.
Published: (2013)