Single channel pipelined variable-length FFT processor design
In this study, a single channel pipelined variable-length fast Fourier transformation (FFT) processor design is presented. With the development of science and technology, digital signal processing has been widely used in many fields. The most basic algorithm of digital signal processing theory, FFT,...
Main Authors: | Jiale Wang, Yizhuang Xie, Chen Yang |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2019-10-01
|
Series: | The Journal of Engineering |
Subjects: | |
Online Access: | https://digital-library.theiet.org/content/journals/10.1049/joe.2019.0713 |
Similar Items
-
Power Estimation of Pipeline FFT Processors
by: S. Reza TALEBIYAN, et al.
Published: (2009-07-01) -
Distributed-Memory-Based FFT Architecture and FPGA Implementations
by: J. Greg Nash
Published: (2018-07-01) -
Low power pipelined FFT processor architecture on FPGA
by: Halim, I.S.A, et al.
Published: (2019) -
Cost-Effective Reduced Envelope of the Stator Current via Synchronous Sampling for the Diagnosis of Rotor Asymmetries in Induction Machines Working at Very Low Slip
by: Jordi Burriel-Valencia, et al.
Published: (2019-08-01) -
ASIC Implementation of A High Throughput, Low Latency, Memory Optimized FFT Processor
by: Kala, S
Published: (2016)