Dual feedback IRC ring for chaotic waveform generation
Abstract The authors have proposed an inverter resistor capacitor (IRC)‐based simple chaotic ring oscillator with dual feedback for the generation of the chaotic waveform. The proposed chaotic system uses three coupled autonomous first‐order differential equations and it can be electrically demonstr...
Main Authors: | , |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2021-10-01
|
Series: | IET Circuits, Devices and Systems |
Online Access: | https://doi.org/10.1049/cds2.12054 |
id |
doaj-408f189d02a148a58107944f3fe4bae6 |
---|---|
record_format |
Article |
spelling |
doaj-408f189d02a148a58107944f3fe4bae62021-09-20T16:29:55ZengWileyIET Circuits, Devices and Systems1751-858X1751-85982021-10-0115759560110.1049/cds2.12054Dual feedback IRC ring for chaotic waveform generationManoj Joshi0Ashish Ranjan1Department of Electronics and Communication Engineering National Institute of Technology Manipur IndiaDepartment of Electronics and Communication Engineering National Institute of Technology Manipur IndiaAbstract The authors have proposed an inverter resistor capacitor (IRC)‐based simple chaotic ring oscillator with dual feedback for the generation of the chaotic waveform. The proposed chaotic system uses three coupled autonomous first‐order differential equations and it can be electrically demonstrated using the complementary metal oxide semiconductor (CMOS) inverters with few passive RC elements for the generation of the high‐frequency strange attractor. The basic dynamical characteristics and multistability property with complex bifurcation pattern in a wide range of parameters are well observed through theoretical as well as numerical simulation analysis using scaled inverse tangent function. In addition, a simple IRC chaotic model design is investigated using 0.18μm MOS transistor parameters with grounded capacitors and an equivalent CMOS‐based scaled inverse tangent function. Moreover, the Cadence post layout simulation gives useful information about the circuit sustainability for IC design with high frequency (MHz), low power dissipation (940 μW) and small chip area (826.3 μm2).https://doi.org/10.1049/cds2.12054 |
collection |
DOAJ |
language |
English |
format |
Article |
sources |
DOAJ |
author |
Manoj Joshi Ashish Ranjan |
spellingShingle |
Manoj Joshi Ashish Ranjan Dual feedback IRC ring for chaotic waveform generation IET Circuits, Devices and Systems |
author_facet |
Manoj Joshi Ashish Ranjan |
author_sort |
Manoj Joshi |
title |
Dual feedback IRC ring for chaotic waveform generation |
title_short |
Dual feedback IRC ring for chaotic waveform generation |
title_full |
Dual feedback IRC ring for chaotic waveform generation |
title_fullStr |
Dual feedback IRC ring for chaotic waveform generation |
title_full_unstemmed |
Dual feedback IRC ring for chaotic waveform generation |
title_sort |
dual feedback irc ring for chaotic waveform generation |
publisher |
Wiley |
series |
IET Circuits, Devices and Systems |
issn |
1751-858X 1751-8598 |
publishDate |
2021-10-01 |
description |
Abstract The authors have proposed an inverter resistor capacitor (IRC)‐based simple chaotic ring oscillator with dual feedback for the generation of the chaotic waveform. The proposed chaotic system uses three coupled autonomous first‐order differential equations and it can be electrically demonstrated using the complementary metal oxide semiconductor (CMOS) inverters with few passive RC elements for the generation of the high‐frequency strange attractor. The basic dynamical characteristics and multistability property with complex bifurcation pattern in a wide range of parameters are well observed through theoretical as well as numerical simulation analysis using scaled inverse tangent function. In addition, a simple IRC chaotic model design is investigated using 0.18μm MOS transistor parameters with grounded capacitors and an equivalent CMOS‐based scaled inverse tangent function. Moreover, the Cadence post layout simulation gives useful information about the circuit sustainability for IC design with high frequency (MHz), low power dissipation (940 μW) and small chip area (826.3 μm2). |
url |
https://doi.org/10.1049/cds2.12054 |
work_keys_str_mv |
AT manojjoshi dualfeedbackircringforchaoticwaveformgeneration AT ashishranjan dualfeedbackircringforchaoticwaveformgeneration |
_version_ |
1717373962873208832 |