Electrostatic Discharge Characteristics of SiGe Source/Drain PNN Tunnel FET

Electrostatic Discharge Characteristics of SiGe Source/Drain PNN Tunnel FET

Gate-grounded tunnel field effect transistors (ggTFETs) are considered as basic electrostatic discharge (ESD) protection devices in TFET-integrated circuits. ESD test method of transmission line pulse is used to deeply analyze the current characteristics and working mechanism of Conventional TFET ES...

Full description

Bibliographic Details
Main Authors:	You Wang, Yu Mao, Qizheng Ji, Ming Yang, Zhaonian Yang, Hai Lin
Format:	Article
Language:	English
Published:	MDPI AG 2021-02-01
Series:	Electronics
Subjects:	band-to-band tunneling (BTBT) electrostatic discharge (ESD) SiGe Source/Drain PNN TFET technology computer aided design (TCAD)
Online Access:	https://www.mdpi.com/2079-9292/10/4/454

Similar Items

Improving ESD Protection Robustness Using SiGe Source/Drain Regions in Tunnel FET
by: Zhaonian Yang, et al.
Published: (2018-12-01)

TFET-Based Voltage Detector: Proposal and Investigation
by: Zhaonian Yang, et al.
Published: (2020-01-01)

Optimization of Tunnel Field-Effect Transistor-Based ESD Protection Network
by: Zhihua Zhu, et al.
Published: (2021-01-01)

Comprehensive Analysis of Gate-Induced Drain Leakage in Emerging FET Architectures: Nanotube FETs Versus Nanowire FETs
by: Shubham Sahay, et al.
Published: (2017-01-01)

TCAD Simulation Study of ESD Behavior of InGaAs/InP Heterojunction Tunnel FETs
by: Zhihua Zhu, et al.
Published: (2020-11-01)

Steep Switching Characteristics of L-Shaped Tunnel FET With Doping Engineering
by: Hyun Woo Kim, et al.
Published: (2021-01-01)

Digital Logic and Asynchronous Datapath With Heterogeneous TFET-MOSFET Structure for Ultralow-Energy Electronics
by: Jo-Han Hung, et al.
Published: (2020-01-01)

In-Built N<sup>+</sup> Pocket Electrically Doped Tunnel FET With Improved DC and Analog/RF Performance
by: Jun Li, et al.
Published: (2020-10-01)

Atomic-scale modeling and experimental studies for dopants and defects in Si and SiGe nano-scale CMOS devices
by: Kim, Yonghyun
Published: (2010)

Sub-THz and THz SiGe HBT Electrical Compact Modeling
by: Bishwadeep Saha, et al.
Published: (2021-06-01)

Improving the Gate-Induced Drain Leakage and On-State Current of Fin-Like Thin Film Transistors with a Wide Drain
by: Hsin-Hui Hu, et al.
Published: (2018-08-01)

A Novel Germanium-Around-Source Gate-All-Around Tunnelling Field-Effect Transistor for Low-Power Applications
by: Ke Han, et al.
Published: (2020-02-01)

Gate Field Plate Structure for Subthreshold Swing Improvement of Si Line-Tunneling FETs
by: Xiangzhan Wang, et al.
Published: (2019-01-01)

The role of the Ge mole fraction in improving the performance of a nanoscale junctionless tunneling FET: concept and scaling capability
by: Hichem Ferhati, et al.
Published: (2018-06-01)

Strained Si and SiGe Nanowire Tunnel FETs for Logic and Analog Applications
by: Qing-Tai Zhao, et al.
Published: (2015-01-01)

A 6-Bit 0.13 μm SiGe BiCMOS Digital Step Attenuator with Low Phase Variation for K-Band Applications
by: Muhammad Masood Sarfraz, et al.
Published: (2018-05-01)

Source and drain engineering in SiGe-based pMOS transistors
by: Isheden, Christian
Published: (2005)

Sub-10 nm Scalability of Junctionless FETs Using a Ground Plane in High-K BOX: A Simulation Study
by: Aakash Kumar Jain, et al.
Published: (2020-01-01)

Impact of TFET Unidirectionality and Ambipolarity on the Performance of 6T SRAM Cells
by: Sebastiano Strangio, et al.
Published: (2015-01-01)

Design Guidelines for Gate-Normal Hetero-Gate-Dielectric (GHG) Tunnel Field-Effect Transistors (TFETs)
by: Jang Woo Lee, et al.
Published: (2020-01-01)

TCAD Simulation of the Doping-Less TFET with Ge/SiGe/Si Hetero-Junction and Hetero-Gate Dielectric for the Enhancement of Device Performance
by: Tao Han, et al.
Published: (2020-03-01)

DESIGN AND SIMULATION OF SiGe HBT FOR POWER APPLICATIONS AT 10GHz
by: SAMPATHKUMARAN, RAMANUJAN
Published: (2004)

Design methodology for millimeter wave integrated circuits : application to SiGe BiCMOS LNAs
by: Severino, Raffaele Roberto
Published: (2011)

Etude de nano-transistors à faible pente sous le seuil pour des applications très basse consommation
by: Villalon, Anthony
Published: (2014)

Modulateurs à base de puits quantiques Ge/SiGe pour la photonique sur silicium
by: Rouifed, Mohamed Saïd
Published: (2014)

Design and Investigation of a Dual Material Gate Arsenic Alloy Heterostructure Junctionless TFET with a Lightly Doped Source
by: Haiwu Xie, et al.
Published: (2019-10-01)

Strained Silicon Single Nanowire Gate-All-Around TFETs with Optimized Tunneling Junctions
by: Keyvan Narimani, et al.
Published: (2018-04-01)

Simulation of III-V Material Based Steep Slope Tunnel FET for RF Harvester Application
by: Saravana Selvan, et al.
Published: (2019-05-01)

TCAD based SiGe HBT advanced architecture exploration
by: Al-S'adi, Mahmoud
Published: (2011)

Controlling L-BTBT in Emerging Nanotube FETs Using Dual-Material Gate
by: Aakash Kumar Jain, et al.
Published: (2018-01-01)

Four-Period Vertically Stacked SiGe/Si Channel FinFET Fabrication and Its Electrical Characteristics
by: Yongliang Li, et al.
Published: (2021-06-01)

Composants optoélectroniques à base d'alliages SiGe riches en Ge pour le proche et moyen infrarouge
by: Vakarin, Vladyslav
Published: (2017)

High On-Current Ge-Channel Heterojunction Tunnel Field-Effect Transistor Using Direct Band-to-Band Tunneling
by: Garam Kim, et al.
Published: (2019-01-01)

A Novel High Schottky Barrier Based Bilateral Gate and Assistant Gate Controlled Bidirectional Tunnel Field Effect Transistor
by: Xi Liu, et al.
Published: (2020-01-01)

Study of SiGe HPT for radio over fiber applications
by: Rosales, Marc
Published: (2014)

Gate-stack engineering for self-organized Ge-dot/SiO2/SiGe-shell MOS capacitors
by: Wei-Ting eLai, et al.
Published: (2016-02-01)

Research into Two Photonic-Integrated Waveguides Based on SiGe Material
by: Song Feng, et al.
Published: (2020-04-01)

Self-Organized Ge Nanospherical Gate/SiO<sub>2</sub>/Si<sub>0.15</sub>Ge<sub>0.85</sub>–Nanosheet n-FETs Featuring High ON-OFF Drain Current Ratio
by: Po-Hsiang Liao, et al.
Published: (2019-01-01)

Filière technologique hybride InGaAs/SiGe pour applications CMOS
by: Czornomaz, Lukas
Published: (2016)

Study of Thermal Oxidation of SiGe for Advanced CMOS FD-SOI Technologies
by: Rozé, Fabien
Published: (2018)

Cannot write session to /tmp/vufind_sessions/sess_1t8m2im21v2g9hb2bk8q8qh5hi