AsyncBTree: Revisiting Binary Tree Topology for Efficient FPGA-Based NoC Implementation
Binary tree topology generally fails to attract network on chip (NoC) implementations due to its low bisection bandwidth. Fat trees are proposed to alleviate this issue by using increasingly thicker links to connect switches towards the root node. This scheme is very efficient in interconnected netw...
Main Author: | Kizheppatt Vipin |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2019-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2019/7239858 |
Similar Items
-
Implementation of NoC on FPGA with Area and Power Optimization
by: Momil Ijaz, et al.
Published: (2019-03-01) -
An NoC Traffic Compiler for Efficient FPGA Implementation of Sparse Graph-Oriented Workloads
by: Nachiket Kapre, et al.
Published: (2011-01-01) -
Fault-Tolerant Application-Specific Topology-Based NoC and Its Prototype on an FPGA
by: P. Veda Bhanu, et al.
Published: (2021-01-01) -
Reactive Async : Safety and efficiency of new abstractions for reactive, asynchronous programming
by: Geries, Simon
Published: (2016) -
Volume rendering with Marching cubes and async compute
by: Tlatlik, Max Lukas
Published: (2019)