Primer on silicon neuromorphic photonic processors: architecture and compiler

Microelectronic computers have encountered challenges in meeting all of today’s demands for information processing. Meeting these demands will require the development of unconventional computers employing alternative processing models and new device physics. Neural network models have come to domina...

Full description

Bibliographic Details
Main Authors: Ferreira de Lima Thomas, Tait Alexander N., Mehrabian Armin, Nahmias Mitchell A., Huang Chaoran, Peng Hsuan-Tung, Marquez Bicky A., Miscuglio Mario, El-Ghazawi Tarek, Sorger Volker J., Shastri Bhavin J., Prucnal Paul R.
Format: Article
Language:English
Published: De Gruyter 2020-08-01
Series:Nanophotonics
Subjects:
Online Access:https://doi.org/10.1515/nanoph-2020-0172
id doaj-3b6f4416228740bd8d098767b133457f
record_format Article
spelling doaj-3b6f4416228740bd8d098767b133457f2021-09-06T19:20:35ZengDe GruyterNanophotonics2192-86062192-86142020-08-019134055407310.1515/nanoph-2020-0172nanoph-2020-0172Primer on silicon neuromorphic photonic processors: architecture and compilerFerreira de Lima Thomas0Tait Alexander N.1Mehrabian Armin2Nahmias Mitchell A.3Huang Chaoran4Peng Hsuan-Tung5Marquez Bicky A.6Miscuglio Mario7El-Ghazawi Tarek8Sorger Volker J.9Shastri Bhavin J.10Prucnal Paul R.11Department of Electrical Engineering, Princeton University, Princeton, NJ 08544, USADepartment of Electrical Engineering, Princeton University, Princeton, NJ 08544, USADepartment of Electrical and Computer Engineering, George Washington University, Washington, DC 20052, USADepartment of Electrical Engineering, Princeton University, Princeton, NJ 08544, USADepartment of Electrical Engineering, Princeton University, Princeton, NJ 08544, USADepartment of Electrical Engineering, Princeton University, Princeton, NJ 08544, USADepartment of Physics, Engineering Physics & Astronomy, Queen’s University, Kingston, ON KL7 3N6, CanadaDepartment of Electrical and Computer Engineering, George Washington University, Washington, DC 20052, USADepartment of Electrical and Computer Engineering, George Washington University, Washington, DC 20052, USADepartment of Electrical and Computer Engineering, George Washington University, Washington, DC 20052, USADepartment of Electrical Engineering, Princeton University, Princeton, NJ 08544, USADepartment of Electrical Engineering, Princeton University, Princeton, NJ 08544, USAMicroelectronic computers have encountered challenges in meeting all of today’s demands for information processing. Meeting these demands will require the development of unconventional computers employing alternative processing models and new device physics. Neural network models have come to dominate modern machine learning algorithms, and specialized electronic hardware has been developed to implement them more efficiently. A silicon photonic integration industry promises to bring manufacturing ecosystems normally reserved for microelectronics to photonics. Photonic devices have already found simple analog signal processing niches where electronics cannot provide sufficient bandwidth and reconfigurability. In order to solve more complex information processing problems, they will have to adopt a processing model that generalizes and scales. Neuromorphic photonics aims to map physical models of optoelectronic systems to abstract models of neural networks. It represents a new opportunity for machine information processing on sub-nanosecond timescales, with application to mathematical programming, intelligent radio frequency signal processing, and real-time control. The strategy of neuromorphic engineering is to externalize the risk of developing computational theory alongside hardware. The strategy of remaining compatible with silicon photonics externalizes the risk of platform development. In this perspective article, we provide a rationale for a neuromorphic photonics processor, envisioning its architecture and a compiler. We also discuss how it can be interfaced with a general purpose computer, i.e. a CPU, as a coprocessor to target specific applications. This paper is intended for a wide audience and provides a roadmap for expanding research in the direction of transforming neuromorphic photonics into a viable and useful candidate for accelerating neuromorphic computing.https://doi.org/10.1515/nanoph-2020-0172neuromorphic computingoptical neural networksphotonic integrated circuitssilicon photonicsultrafast information processing
collection DOAJ
language English
format Article
sources DOAJ
author Ferreira de Lima Thomas
Tait Alexander N.
Mehrabian Armin
Nahmias Mitchell A.
Huang Chaoran
Peng Hsuan-Tung
Marquez Bicky A.
Miscuglio Mario
El-Ghazawi Tarek
Sorger Volker J.
Shastri Bhavin J.
Prucnal Paul R.
spellingShingle Ferreira de Lima Thomas
Tait Alexander N.
Mehrabian Armin
Nahmias Mitchell A.
Huang Chaoran
Peng Hsuan-Tung
Marquez Bicky A.
Miscuglio Mario
El-Ghazawi Tarek
Sorger Volker J.
Shastri Bhavin J.
Prucnal Paul R.
Primer on silicon neuromorphic photonic processors: architecture and compiler
Nanophotonics
neuromorphic computing
optical neural networks
photonic integrated circuits
silicon photonics
ultrafast information processing
author_facet Ferreira de Lima Thomas
Tait Alexander N.
Mehrabian Armin
Nahmias Mitchell A.
Huang Chaoran
Peng Hsuan-Tung
Marquez Bicky A.
Miscuglio Mario
El-Ghazawi Tarek
Sorger Volker J.
Shastri Bhavin J.
Prucnal Paul R.
author_sort Ferreira de Lima Thomas
title Primer on silicon neuromorphic photonic processors: architecture and compiler
title_short Primer on silicon neuromorphic photonic processors: architecture and compiler
title_full Primer on silicon neuromorphic photonic processors: architecture and compiler
title_fullStr Primer on silicon neuromorphic photonic processors: architecture and compiler
title_full_unstemmed Primer on silicon neuromorphic photonic processors: architecture and compiler
title_sort primer on silicon neuromorphic photonic processors: architecture and compiler
publisher De Gruyter
series Nanophotonics
issn 2192-8606
2192-8614
publishDate 2020-08-01
description Microelectronic computers have encountered challenges in meeting all of today’s demands for information processing. Meeting these demands will require the development of unconventional computers employing alternative processing models and new device physics. Neural network models have come to dominate modern machine learning algorithms, and specialized electronic hardware has been developed to implement them more efficiently. A silicon photonic integration industry promises to bring manufacturing ecosystems normally reserved for microelectronics to photonics. Photonic devices have already found simple analog signal processing niches where electronics cannot provide sufficient bandwidth and reconfigurability. In order to solve more complex information processing problems, they will have to adopt a processing model that generalizes and scales. Neuromorphic photonics aims to map physical models of optoelectronic systems to abstract models of neural networks. It represents a new opportunity for machine information processing on sub-nanosecond timescales, with application to mathematical programming, intelligent radio frequency signal processing, and real-time control. The strategy of neuromorphic engineering is to externalize the risk of developing computational theory alongside hardware. The strategy of remaining compatible with silicon photonics externalizes the risk of platform development. In this perspective article, we provide a rationale for a neuromorphic photonics processor, envisioning its architecture and a compiler. We also discuss how it can be interfaced with a general purpose computer, i.e. a CPU, as a coprocessor to target specific applications. This paper is intended for a wide audience and provides a roadmap for expanding research in the direction of transforming neuromorphic photonics into a viable and useful candidate for accelerating neuromorphic computing.
topic neuromorphic computing
optical neural networks
photonic integrated circuits
silicon photonics
ultrafast information processing
url https://doi.org/10.1515/nanoph-2020-0172
work_keys_str_mv AT ferreiradelimathomas primeronsiliconneuromorphicphotonicprocessorsarchitectureandcompiler
AT taitalexandern primeronsiliconneuromorphicphotonicprocessorsarchitectureandcompiler
AT mehrabianarmin primeronsiliconneuromorphicphotonicprocessorsarchitectureandcompiler
AT nahmiasmitchella primeronsiliconneuromorphicphotonicprocessorsarchitectureandcompiler
AT huangchaoran primeronsiliconneuromorphicphotonicprocessorsarchitectureandcompiler
AT penghsuantung primeronsiliconneuromorphicphotonicprocessorsarchitectureandcompiler
AT marquezbickya primeronsiliconneuromorphicphotonicprocessorsarchitectureandcompiler
AT miscugliomario primeronsiliconneuromorphicphotonicprocessorsarchitectureandcompiler
AT elghazawitarek primeronsiliconneuromorphicphotonicprocessorsarchitectureandcompiler
AT sorgervolkerj primeronsiliconneuromorphicphotonicprocessorsarchitectureandcompiler
AT shastribhavinj primeronsiliconneuromorphicphotonicprocessorsarchitectureandcompiler
AT prucnalpaulr primeronsiliconneuromorphicphotonicprocessorsarchitectureandcompiler
_version_ 1717776447957893120